Browse > Article
http://dx.doi.org/10.9728/dcs.2012.13.1.037

A Study of FPGA Algorithm for consider the Power Consumption  

Youn, Choong-Mo (서일대학교 정보전자과)
Kim, Jae-Jin (강동대학교 컴퓨터정보과)
Publication Information
Journal of Digital Contents Society / v.13, no.1, 2012 , pp. 37-41 More about this Journal
Abstract
In this paper, we proposed FPGA algorithm for consider the power consumption. Proposed algorithm generated a feasible cluster by circuit partition considering the CLB condition within FPGA. Separated the feasible cluster reduced power consumption using glitch removal method. Glitch removal appled delay buffer insertion method by signal process within the feasible cluster. Also, removal glitch between the feasible clusters by signal process for circuit. The experiments results show reduction in the power consumption by 7.14% comparing with that of [9].
Keywords
power consumption; glitch; FPGA; CLB;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Jason Helge Anderson, Stephen Dean Brown, "Tech nology Mapping for Large Complex PLDs", Design Automation Conference, 1998, pp. 698-703
2 윤충모, 김희석, "시간적 조건에서 실행 시간을 개선한 CPLD 기술 매핑 알고리즘 개발", 한국 OA 학회 논문집 vol 4권 3호, pp. 35-46, 1999
3 Jae-Jin Kim, Hi-Seok Kim, Chi-Ho Lin, "A New Technology Mapping for CPLD under the time constraint" ASP-DAC, pp.235-238, January 2001.
4 김재진, 이관형, "상관관계에 의한 CLB구조의 CPLD저전력 기술 매핑 알고리즘", 한국컴퓨터정보학회 논문집 제10권 제2호, pp. 49-57, 2005
5 Kwan-Houng Lee, Jin-Gu Kang, Nam-Seo Park, Choong-Mo Yun, Jae-Jin Kim, "A Low Power Communication Circuit Design using Selective Glitch Remo val Method", FGCN2008, pp. 51-56, December, 2008
6 허화라, "글리치 전력소모 감소를 이용한 CPLD 저전력 알고리즘 연구", 디지털산업정보학회 논문집 제5 권 제3호, 2009
7 Spartan-3A FPGA Family Data Sheet, www.xilinx.com, 2008
8 J. Cong and Y. Ding, "FlowMap : An 'Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs", IEEE Transactions on Computer-Aided Design of Integrated Circuit and Systems, Vol. 13, No. 1, January 1994, pp. 1-11   DOI   ScienceOn
9 Zhi-Hong Wang, En-Cheng Liu, Jianbang Lai, Ting -Chi Wang, "Power Minimization in LUT-Based F PGA Technology Mapping", ASP-DAC, pp.635-640, January 2001.
10 R.J Francis, J. Rose and Z. Vranestic, "Technology Mapping of Lookup Table-Based FPGAs for Performance", 1991 IEEE Conference on Computer Aided Design, pp. 568-571
11 E. M. Sentovice et al., "SIS : A system for sequential Circuit Synthesis", Technical Report UCM/ERL M92/41, Electronics Research Laboratory, Department of Electrical Engineering and Computer Science, University of California, Berkeley, 1992