• Title/Summary/Keyword: 네트워크스케쥴러

Search Result 20, Processing Time 0.038 seconds

Real-Time Scheduling Facility for Video-On-Demand Service (주문형 비디오 서비스를 위한 실시간 스케쥴링 기능)

  • Sohn, Jong-Moon;Kim, Gil-Yong
    • The Transactions of the Korea Information Processing Society
    • /
    • v.4 no.10
    • /
    • pp.2581-2595
    • /
    • 1997
  • In this paper, the real-time facility of the operating system for a VOD(Video On Demand) server have been analyzed and implemented. The requirements of the real-time scheduling have been gathered by analyzing the model of the video-data-transfer-path. Particularly, the influence of the bottleneck subsystem have been analyzed. Thus, we have implemented the real-time scheduler and primitives which is proper for processing the digital video. In performance measurements, the degree of the guarantee of the real-time scheduler have been experimented. The measured data show that the most time constraints of the process is satisfied. But, the network protocol processing by the interrupt is a major obstacle of the real-time scheduling. We also have compared the difference between the real-time scheduler and the non-real-time scheduler by measuring the inter-execution time. According to the measured results, the real-time scheduler should be used for efficient video service because the processor time allocated to the process can't be estimated when the non-real-time scheduler is used.

  • PDF

Design and Implementation of ARM based Network SoC Processer (ARM 기반의 네트워크용 SoC(System-on-a-chip) 프로세서의 설계 및 구현)

  • 박경철;나종화
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 2003.04d
    • /
    • pp.286-288
    • /
    • 2003
  • 본 논문에서는 서로 다른 네트워크간의 다양한 프로토콜과 이종의 트래픽을 동시에 처리할 수 있는 네트워크용 SoC (System-on-a-Chip) 프로세서를 구현하였다. 제작된 네트워크 SoC 프로세서는 ARM 프로세서 코어와 ATM(Asynchronous Transfer Mode) 블록, 10/100 Mbps 이더넷 볼록, 스케쥴러, UART 등을 이용하였고 각 블록은 AM8A (Advanced Microcontroller Bus Architecture) 버스로 연결하였다. SoC 프로세서는 CADENCE사의 VerilogHDL을 이용하여 설계하였고 0.35$\mu\textrm{m}$ 셀 라이브러리를 이용하여 검증하였다. 구현된 칩은 총 게이트수가 312,000개이며 칠의 최대 동작 주파수는 50MHz 이다.

  • PDF

The Development of New dynamic WRR Algorithm for Wireless Sensor Networks (무선 센서망을 위한 새로운 동적 가중치 할당 알고리즘 개발)

  • Cho, Hae-Seong;Cho, Ju-Phil
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.10 no.5
    • /
    • pp.293-298
    • /
    • 2010
  • The key of USN(Ubiquitous Sensor Network) technology is low power wireless communication technology and proper resource allocation technology for efficient routing. The distinguished resource allocation method is needed for efficient routing in sensor network. To solve this problems, we propose an algorithm that can be adopted in USN with making up for weak points of PQ and WRR in this paper. The proposed algorithm produces the control discipline by the fuzzy theory to dynamically assign the weight of WRR scheduler with checking the Queue status of each class in sensor network. From simulation results, the proposed algorithm improves the packet loss rate of the EF class traffic to 6.5% by comparison with WRR scheduling method and that of the AF4 class traffic to 45% by comparison with PQ scheduling method.

An Efficient Resource Allocation Algorithm for Ubiquitous Sensor Networks (유비쿼터스 센서 네트워크를 위한 효율적인 자원할당 알고리즘)

  • Hwang, Jeewon;Cho, Juphil
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.17 no.12
    • /
    • pp.2769-2774
    • /
    • 2013
  • The key of USN(Ubiquitous Sensor Network) technology is low power wireless communication technology and proper resource allocation technology for efficient routing. The distinguished resource allocation method is needed for efficient routing in sensor network. To solve this problems, we propose an algorithm that can be adopted in USN with making up for weak points of PQ and WRR in this paper. The proposed algorithm produces the control discipline by the fuzzy theory to dynamically assign the weight of WRR scheduler with checking the Queue status of each class in sensor network. From simulation results, the proposed algorithm improves the packet loss rate of the EF class traffic to 6.5% by comparison with WRR scheduling method and that of the AF4 class traffic to 45% by comparison with PQ scheduling method.

Task Scheduling Algorithm for Parallel Processing in Wireless Sensor Network (무선 센서 네트워크에서 병렬 처리를 위한 태스크 스케쥴링)

  • Park, Chong-Myung;Jung, In-Bum
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2009.04a
    • /
    • pp.859-861
    • /
    • 2009
  • 무선 통신, 제한된 자원 (전력, 프로세서, 메모리 등), 신뢰성, 동적인 토폴로지 등의 특성을 갖는 센서 네트워크는 기존의 실시간 시스템과는 많은 차이가 있다. 이러한 센서 네트워크에서 멀티미디어 데이터 처리와 같은 많은 계산을 필요로 하는 어플리케이션이나 실시간 어플리케이션을 개발하기 위해서는 센서 노드들의 데이터 병렬 처리가 필요하다. 비선점형 스케쥴러를 갖는 센서 노드에서 데이터 전송량이 많을 경우 통신을 위한 태스크 생성이 증가하므로 일반 태스크의 실행에도 지연이 발생하게 된다. 자원 제한적인 센서 네트워크에서 에너지 소모나 지연과 같은 성능은 각 센서 노드들에 태스크를 할당하는 방법에 영향을 받는다. 본 연구에서는 병렬 처리에 참여하는 센서 노드들의 에너지 소모량과 지연을 고려한 노드 스케쥴링 기법을 제안한다.

New Dynamic WRR Algorithm for QoS Guarantee in DiffServ Networks (DiffServ 망에서 QoS를 보장하기 위한 새로운 동적 가중치 할당 알고리즘 개발)

  • Chung Dong-Su;Kim Byun-Gon;Park Kwang-Chae;Cho Hae-Seong
    • The Journal of the Korea Contents Association
    • /
    • v.6 no.7
    • /
    • pp.58-68
    • /
    • 2006
  • There are two traditional scheduling methods known as PQ and WRR in the DiffServ network, however, these two scheduling methods have some drawbacks. In this paper, we propose an algorithm that can be adopted in WRR scheduler with making up for weak points of PQ and WRR. The proposed algorithm produces the control discipline by the fuzzy theory to dynamically assign the weight of WRR scheduler with checking the Queue status of each class. To evaluate the performance of the proposed algorithm, We accomplished a computer simulation using NS-2. From simulation results, the proposed algorithm improves the packet loss rate of the EF class traffic to 6.5% by comparison with WRR scheduling method and that of the AF4 class traffic to 45% by comparison with PQ scheduling method.

  • PDF

A dynamic WRR Algorithm for QoS Guarantee in DiffServ Networks (DiffServ 망에서 QoS를 보장하기 위한 동적 가중치 할당 알고리즘)

  • Chung, Dong-Su;Kim, Byun-Gon;Cho, Hae-Seong;Chung, Kyung-Taek;Kim, Nam-Hee;Lee, Jong-In
    • Proceedings of the Korea Contents Association Conference
    • /
    • 2006.05a
    • /
    • pp.128-131
    • /
    • 2006
  • There are two traditional scheduling methods known as PQ and WRR in the DiffServ network, however, these two scheduling methods have some drawbacks. In this paper, we propose an algorithm that can be adopted in WRR scheduler with making up for weak points of PQ and WRR. The proposed algorithm produces the control discipline by the fuzzy theory to dynamically assigns the weight of WRR scheduler with checking the Queue status of each class. To evaluate the performance of the proposed algorithm, We accomplished a computer simulation using NS-2. In result, the proposed algorithm enhances the packet discard rate at the EF class than WRR scheduling method and the AF4 class than PQ scheduling method.

  • PDF

Design of an HIGHT Processor Employing LFSR Architecture Allowing Parallel Outputs (병렬 출력을 갖는 LFSR 구조를 적용한 HIGHT 프로세서 설계)

  • Lee, Je-Hoon;Kim, Sang-Choon
    • Convergence Security Journal
    • /
    • v.15 no.2
    • /
    • pp.81-89
    • /
    • 2015
  • HIGHT is an 64-bit block cipher, which is suitable for low power and ultra-light implementation that are used in the network that needs the consideration of security aspects. This paper presents a key scheduler that employs the presented LFSR and reverse LFSR that can generate four outputs simultaneously. In addition, we construct new key scheduler that generates 4 subkey bytes at a clock since each round block requires 4 subkey bytes at a time. Thus, the entire HIGHT processor can be controlled by single system clock with regular control mechanism. We synthesize the HIGHT processor using the VHDL. From the synthesis results, the logic size of the presented key scheduler can be reduced as 9% compared to the counterpart that is employed in the conventional HIGHT processor.

NetFPGA-based Scheduler Implementation and its Performance Evaluation for QoS of Virtualized Network Resources on the Future Internet Testbed (미래인터넷 테스트베드 가상화 자원의 QoS를 위한 NetFPGA 기반 스케쥴러 구현 및 성능 평가)

  • Min, Seok-Hong;Jung, Whoi-Jin;Kim, Byung-Chul;Lee, Jae-Yong
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.48 no.8
    • /
    • pp.42-50
    • /
    • 2011
  • Recently, research activities on the future internet are being actively performed in foreign and domestic. In domestic, ETRI and 4 universities are focused on implementation of a testbed for research on the future internet named as 'FiRST(Future Internet Research for Sustainable Testbed)'. In the 'FiRST' project, 4 universities are performing a project in collaboration named as 'FiRST@PC' project that is for an implementation of the testbed using the programmable platform-based openflow switches. Currently, the research on the virtualization of the testbed is being performed that has a purpose for supporting an isolated network to individual researcher. In this paper, we implemented a traffic scheduler for providing QoS by using the programmable platform that performs a hardware-based packet processing and we are implemented a testbed using that traffic scheduler. We perform a performance evaluation of the traffic scheduler on the testbed. As a result, we show that the hardware-based NetFPGA scheduler can provide reliable and stable QoS to virtualized networks of the Future Internet Testbed.

Design and Implementation of IP-based Network Management System Supporting WLAN Integrated Management System (IP 네트워크를 기반으로 하는 무선망 통합 관리 시스템 설계 및 구현)

  • Shin, Myung-Sik;Yang, Hae-Sool;Lee, Kee-Hee
    • Journal of the Korea Society of Computer and Information
    • /
    • v.15 no.7
    • /
    • pp.33-40
    • /
    • 2010
  • The hand over between different radio access networks, especially where their coverage overlaps, suffers various complications since the different access networks provide different service characteristics. In this paper, it is about the system which can control the wireless LAN network management system and the wireless LAN access point of variety vendor which is in different areas. Successful development of mobile sink wireless LAN network management system which supports multi-vendor devices and have center-local interoperability structure. In proposed system, speed of the mobile station give about 10% improvement when the map domain size is 5 than the existing system. Through a data plane and management system of message way, it give a stability system and consistency network.