• Title/Summary/Keyword: 게이트위치

Search Result 240, Processing Time 0.025 seconds

Effect of Metal-Induced Lateral Crystallization Boundary Located in the TFT Channel Region on the Leakage Current (박막트랜지스터의 채널 내에 형성된 금속 유도 측면 결정화의 경계가 누설전류에 미치는 영향)

  • Kim, Tae-Gyeong;Kim, Gi-Beom;Yun, Yeo-Geon;Kim, Chang-Hun;Lee, Byeong-Il;Ju, Seung-Gi
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.37 no.4
    • /
    • pp.31-37
    • /
    • 2000
  • In the case of metal-induced lateral crystallization (MILC) for low temperature poly-Si TFT, offset length between Ni-thin film and the sides of gate could be modified to control the location of MILC boundary. Electrical characteristics were compared to analyze the effect of MILC boundary that was located either in or out of the channel region of the TFT. By removing the MILC boundary from channel region, on current, subthreshold slope and leakage current properties could be improved. When MILC boundary was located in the channel region, leakage current was reduced with electrical stress biasing. The amount of reduction increased as the channel width increased, but it was independent of the channel length.

  • PDF

Policy-based Reconfigurable Bandwidth-Controller for Network Bandwidth Saturation Attacks (네트워크 대역폭 고갈 공격에 대한 정책 기반 재구성 가능 대역폭제어기)

  • Park Sang-kil;Oh Jin-tae;Kim Ki-young
    • The KIPS Transactions:PartC
    • /
    • v.11C no.7 s.96
    • /
    • pp.951-958
    • /
    • 2004
  • Nowadays NGN is developed for supporting the e-Commerce, Internet trading, e-Government, e-mail, virtual-life and multimedia. Internet gives us the benefit of remote access to the information but causes the attacks that can break server and modify information. Since 2000 Nimda, Code Red Virus and DSoS attacks are spreaded in Internet. This attack programs make tremendous traffic packets on the Internet. In this paper, we designed and developed the Bandwidth Controller in the gateway systems against the bandwidth saturation attacks. This Bandwidth con-troller is implemented in hardware chipset(FPGA) Virtex II Pro which is produced by Xilinx and acts as a policing function. We reference the TBF(Token Bucket Filter) in Linux Kernel 2.4 and implemented this function in HDL(Hardware Description Language) Verilog. This HDL code is synthesized in hardware chipset and performs the gigabit traffic in real time. This policing function can throttle the traffic at the rate of band width controlling policy in bps speed.

A Study on Data Gata Gateway for Indoor Location Detection and Its Upload (실내 위치정보 확인 시스템 및 데이터 게이트웨이 구현에 대한 연구)

  • Cho, Youngseok
    • Journal of Korea Society of Digital Industry and Information Management
    • /
    • v.12 no.1
    • /
    • pp.63-69
    • /
    • 2016
  • Although the previous information technologies had been used for the quick and accurate processing of work, At present, however, as the combination with the Internet, the IOT(Internet-of-Things) era in which the diverse pieces of information are collected and handled through the sensor networks is in progress. Among these application fields of the IoT, the indoors position identification technology has been developing in the direction of providing the position information in the buildings of which the lengths and the interiors are complicated and in the direction of providing the various pieces of information and others of the like to the nearby customers. In this paper, we proposed an indoors position identification system that detects the patrol positions of the prison officers in the correctional facilities and in the prisons by using the ultrasonic waves, that transmits these to the control system and the data gateway, and that transmits the detected data. The Indoors Positioning identification System is organized with the tags for recognizing the positions that transmit the ultrasonic signal, ultrasonic receiver and data gateway. And the indoors position information data were transmitted to the management system through the data gateway. We evaluated the transmission error, by changing the distance of the proposed system for location recognition tag and the receiver, As a result, we found out that, when the transmission distance was 10 cm or less, the errors occurred in the form of the distortions. And when it was 110 cm or more, the transmission errors occurred due to the propagation diminutions of the ultrasonic wave signals. And when the transmission distance was from 10 cm to 100 cm, it was shown that the proposed system was possible without any errors.

HDMI Resolution Control of Smart Platform with WiFi Channel Analysis (WiFi 채널분석에 따른 스마트 플랫폼의 HDMI 해상도 조정)

  • Hong, Sung-Chan;Kang, Min-Goo
    • Journal of Satellite, Information and Communications
    • /
    • v.11 no.2
    • /
    • pp.23-28
    • /
    • 2016
  • In this paper, we proposed the novel algorithm which controls the resolution of the HDMI(High Definition Multimedia Interface) by the channel estimation from WiFi-AP(Access Point) in the ISM(Industry-Science-Medical) band. The 2.4 and 5 GHz channel models are widely used since they have identical RF property as RSSI(Received Signal Strength Indication). Especially, the performance degradation of signal-transmission and streaming of WiFi will be occurred by the co-channel interference between AP(Access Point) and increased number of smart devices. Therefore, the optimization scheme of video format timing was designed by HDMI-CEC(Consumer Electronics Control) which considers the transmission speed of radio channel. The HDMI resolution, video quality of home-gateway and digital TV and the decision of PIP position can be maintained by the protocols between smart devices and DLNA(Digital Living Network Alliance) via proposed technique.

Design and Implementation of the Interoperability method for the Remote OSGi services (원격 OSGi 서비스의 상호운용 기술 설계 및 구현)

  • Kim, Eun-Hoe;Yun, Ki-Hyun;Choi, Jae-Young
    • Journal of Internet Computing and Services
    • /
    • v.12 no.1
    • /
    • pp.11-25
    • /
    • 2011
  • In ubiquitous computing environment, OSGi has applied to many areas such as digital mobile phones, vehicles, telematics, embedded appliances, residential gateways, industrial computers, desktop PCs, and high-end servers including mainframes. Therefore, interoperability is required for remote OSGi services which are built on various devices. In this paper, we proposed a method which was able to interoperate remote OSGi services using RMI paradigm. RMI is a representative middleware technology in distributed computing environment. The suggested method is based on the standard OSGi technology. It is possible to provide remote OSGi service registration, finding, and binding methods which were suitable for the OSGi service-oriented architecture. We also provided reliability of the dynamic remote OSGi services by maintaining consistent properties of them, and we could provide location transparency of the remote OSGi services by generating proxy bundles and proxy services dynamically.

Implementation of a Logic Extraction Algorithm from a Bitstream Data for a Programmed FPGA (프로그램된 FPGA의 비트스트림 데이터로부터 로직추출 알고리즘 구현)

  • Jeong, Min-Young;Lee, Jae-Heum;Jang, Young-Jo;Jung, Eun-Gu;Cho, Kyoung-Rok
    • The Journal of the Korea Contents Association
    • /
    • v.18 no.1
    • /
    • pp.10-18
    • /
    • 2018
  • This paper presents a method to resynthesize logic of a programmed FPGA from a bitstream file that is a downloaded file for Xilinx FPGA (Field Programmable Gate Array). It focuses on reconfiguring the LUT (Look Up Table) logic. The bitstream data is compared and analyzed considering various situations and various input variables such as composing other logics using the same netlist or synthesizing the same logic at various positions to find a structure of the bitstream. Based on the analyzed bitstream, we construct a truth table of the LUT by implementing various logic for one LUT. The proposed algorithm extracts the logic of the LUT based on the truth table of the generated LUT and the bitstream. The algorithm determines the input and output pins used to implement the logic in the LUT. As a result, we extract a gate level logic from a bitstream file for the targeted Xillinx FPGA.

Kingdon의 다중흐름모형을 활용한 연구개발 정책혁신 과정 분석 : 국가전략프로젝트에 대한 예산심의·의결을 중심으로

  • Kim, Ju-Hui
    • Proceedings of the Korea Technology Innovation Society Conference
    • /
    • 2017.11a
    • /
    • pp.515-534
    • /
    • 2017
  • 본 연구는 Kingdon의 다중흐름모형(MSF: Multiple Stream Framework)을 통하여 정부연구개발예산 중 미래성장동력 부문에 대한 예산결정 과정을 살펴보았다. 연구 대상은 대통령 의지로 의제가 발기된 정책의제 국가전략프로젝트이며 비합리적 의사결정에 대한 견제수단으로 활용되는 예비타당성조사가 예산의 결정단계로 이어지는 일련의 과정을 살펴보았다. 연구의의는 3개 흐름에서 행해지는 비합리적 의사결정 케이스를 확인하고, 정부 R&D 사업의 예산결정과정에서 온-오프 스위치 역할을 하고 있는 게이트 키퍼(gate keeper)인 사업 평가자(PM), 구체적 사업계획안을 만드는 부처의 사업기획자, 그리고 자문역할을 하는 전문가집단을 정책혁신가로 바라볼 수 있다는 의의를 발견했다. 공공부문의 정책혁신가는 사업을 기획한 부처와 같이 자기(부처)이익을 추구하지는 않지만 공공가치를 추구하는 독립적인 위치에 있었고, 어느 일면에는 과학기술분야의 성장과 발전을 바라고 있었다. 다시 말해, 연구는 정책혁신가라는 존재가 특정한 개인 또는 집단일 뿐만 아니라 2개 집단 이상의 복수의 정책혁신가가 있을 수 있는 가능성을 확인하였다. 특히, 예비타당성조사에서 PM이 흐름 간의 중개를 상향적 직접적으로 수행하지 않지만, 하향적으로 사업기획자 등 주체들 간 의견을 조정하고 합의를 이끌어 내는 모습은 중요 활동을 하고 있음이 확인되었다. 연구는 정책혁신가의 새로운 형태를 발견하였지만, 정책결정의 전 주기가 아닌 정부예산 이후 국회예산이라는 특정 시기를 대상으로 하였는데, 분석 과정에서 예산과 시간의 제약으로 사업기획을 담당했던 부처 및 기재부공무원, 해당기술 분야 연구자, 국회 관계자 등 관련 주체들의 견해를 고루 담아내지 못한 아쉬움이 있다. 향후 다양한 참여자들의 의견을 수렴할 수 있다면 정책 결정 과정에 정책혁신가의 다층적(Multiple) 존재 여부와 특성을 면밀히 들여다 볼 수 있을 것이다.

  • PDF

VLSI Design of H.264/AVC CAVLC encoder for HDTV Application (실시간 HD급 영상 처리를 위한 H.264/AVC CAVLC 부호화기의 하드웨어 구조 설계)

  • Woo, Jang-Uk;Lee, Won-Jae;Kim, Jae-Seok
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.44 no.7 s.361
    • /
    • pp.45-53
    • /
    • 2007
  • In this paper, we propose an efficient hardware architecture for H.264/AVC CAVLC (Context-based Adaptive Variable Length Coding) encoding. Previous CAVLC architectures search all of the coefficients to find statistic characteristics in a block. However, it is unnecessary information that zero coefficients following the last position of a non-zero coefficient when CAVLC encodes residual coefficients. In order to reduce this unnecessary operation, we propose two techniques, which detect the first and last position of non-zero coefficients and arrange non-zero coefficients sequentially. By adopting these two techniques, the required processing time was reduced about 23% compared with previous architecture. It was designed in a hardware description language and total logic gate count is 16.3k using 0.18um standard cell library Simulation results show that our design is capable of real-time processing for $1920{\times}1088\;30fps$ videos at 81MHz.

Design of HEVC Motion Estimation Engine with Search Window Data Reuse and Early Termination (탐색 영역 데이터의 재사용 및 조기중단이 가능한 HEVC 움직임 추정 엔진 설계)

  • Hur, Ahrum;Park, Taewook;Lee, Seongsoo
    • Journal of IKEEE
    • /
    • v.20 no.3
    • /
    • pp.273-278
    • /
    • 2016
  • In HEVC variable block size motion estimation, same search window data are duplicatedly used in each block size. It increases memory bandwidth, and it is difficult to exploit early termination. In this paper, largest block size and its corresponding smaller block sizes with same positions are performed at the same time. It reduces memory bandwidth and computation by reusing search window data and computation results. In the early termination, image quality can be degraded when it determines early termination by observing largest block size only, since smaller block sizes cannot be equally terminated due to their relative positions. So, in this paper, processing order of early termination is changed to perform smaller block sizes in turns. The designed motion estimation engine was described in Verilog HDL and it was synthesized and verified in 0.18um process technology. Its gate count and maximum operating frequency are 36,101 gates and 263.15 MHz, respectively.

Multi-hop RFID Reader and Tag Communication Architecture for Port Logistics (항만 물류용 RFID 리더-태그 간 다중 홉 통신 구조)

  • Yoo, Young-Hwan;Kim, Jin-Hwan
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.34 no.5B
    • /
    • pp.532-541
    • /
    • 2009
  • The RFID technology has attracted much attention these days due to the far better efficiency than the bar-code and magnetic card system. As an important usage, the 433 MHz active RFID tag was already adopted to the container ports in the United States and Europe for container loading/unloading automation and equipment location. However, there is one problem to be solved for the complete automation. RFID readers support only the direct communication with tags within their RF communication range. Then there are a lot of containers and equipments such as crane, yard tractor, and forklift in ports; and because they are made of metal, they interfere the RF communication, resulting in the occurrence of the dead-zone. In the dead-zone, RFID tags cannot receive any signal from readers. There may be several solutions to resolve the dead-zone problem. Among them, this paper suggests the most economical solution where RFID tags in the dead-zone can communicate with readers via neighbor tags in the multi-hop manner The new RFID communication architecture should be carefully designed in order to maintain the compatibility with the previous standard. Our experiment shows that the proposed architecture works well even in the case where some tags are out of the RF range of reader.