Implementation of a Logic Extraction Algorithm from a Bitstream Data for a Programmed FPGA |
Jeong, Min-Young
(충북대학교 전자정보대학 정보통신공학과)
Lee, Jae-Heum (충북대학교 전자정보대학 정보통신공학과) Jang, Young-Jo (한국기술교육대학 전자공학과) Jung, Eun-Gu (ETRI 부설연구소) Cho, Kyoung-Rok (충북대학교 전자정보대학 정보통신공학과) |
1 | Jean-Baptiste and Eric Rannaud, "From the bitstream to the netlist," FPGA, Vol.8, 2008. |
2 | Benz, Florian, Andre Seffrin, and Sorin A. Huss, "Bil: A tool-chain for bitstream reverseengineering," Field programmable logic and applications (FPL), 2012 22nd International Conference on. IEEE, pp.735-738, 2012. |
3 | Soni, Ritesh K. Open-Source Bitstream Generation for FPGAs. Diss. Virginia Tech, 2013. |
4 | https://www.xilinx.com/support/documentation/user_guides/ug470_7Series_Config.pdf |
5 | https://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_1/ug893-vivado-ide.pdf |
6 | A. Moradi, A. Barenghi, T. Kasper, and C. Paar, "On the vulnerability of FPGA bitstream encryption against power analysis attacks: extracting keys from xilinx Virtex-II FPGAs," Proceedings of the 18th ACM conference on Computer and communications security. ACM, 2011. |
7 | M. Young, The Technical Writer's Handbook. Mill Valley, CA: University Science, 1989. |
8 | J. L. Zhang, W. Z. Wang, X. W. Wang, and Z. H. Xia, "Enhancing Security of FPGA-Based Embedded Systems with Combinational Logic Binding," Journal of Computer Science and Technology, Vol.32, No.2, pp.329-339, 2017. DOI |
9 | Y. Hori, A. Satoh, H. Sakane, and K. Toda, "Bitstream encryption and authentication with AES-GCM in dynamically reconfigurable systems," Field Programmable Logic and Applications, 2008. FPL 2008. International Conference on. IEEE, 2008. |