KIPS Transactions on Computer and Communication Systems (정보처리학회논문지:컴퓨터 및 통신 시스템)

Korea Information Processing Society (한국정보처리학회)
권호 표지
DOI QR코드

DOI QR Code

Prediction-Based Parallel Gate-Level Timing Simulation Using Spatially Partial Simulation Strategy

공간적 부분시뮬레이션 전략이 적용된 예측기반 병렬 게이트수준 타이밍 시뮬레이션

  • 한재훈 (한화시스템 해양연구소) ;
  • 양세양 (부산대학교 정보컴퓨터공학부)
  • Received : 2018.10.12
  • Accepted : 2019.01.03
  • Published : 2019.03.31
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, an efficient prediction-based parallel simulation method using spatially partial simulation strategy is proposed for improving both the performance of the event-driven gate-level timing simulation and the debugging efficiency. The proposed method quickly generates the prediction data on-the-fly, but still accurately for the input values and output values of parallel event-driven local simulations by applying the strategy to the simulation at the higher abstraction level. For those six designs which had used for the performance evaluation of the proposed strategy, our method had shown about 3.7x improvement over the most general sequential event-driven gate-level timing simulation, 9.7x improvement over the commercial multi-core based parallel event-driven gate-level timing simulation, and 2.7x improvement over the best of previous prediction-based parallel simulation results, on average.

본 논문에서는 이벤트구동 게이트수준 타이밍 시뮬레이션의 성능 향상 및 디버깅 효율성 크게 높일 수 있는 공간적 부분시뮬레이션 전략이 적용된 효율적인 예측기반 병렬 시뮬레이션 기법을 제안한다. 제안된 기법은 병렬 이벤트구동 로컬시뮬레이션들의 입력값과 출력값에 대한 빠르면서도 정확한 예측을 달성하기 위해서, 공간적 부분시뮬레이션 전략을 추상화 상위수준 시뮬레이션에 적용하여 정확한 예측 데이터를 빠르고 즉각적으로 생성해낸다. 공간적 부분시뮬레이션 전략이 적용된 예측기반 병렬 게이트수준 타이밍 시뮬레이션은 성능 평가를 위하여 사용된 6개의 벤치마크 설계들에 대하여 제일 일반적인 순차 이벤트구동 게이트수준 타이밍 시뮬레이션에 비하여 평균 약 3.7배, 상용화된 멀티코어 기반의 병렬 이벤트구동 게이트수준 타이밍 시뮬레이션에 비해서는 평균 9.7배, 그리고 기존의 가장 우수한 예측기반 병렬 이벤트구동 게이트 수준 타이밍 시뮬레이션 결과에 비해서도 평균 2.7배의 시뮬레이션 성능이 향상됨을 확인할 수 있었다.

Keywords

JBCRIN_2019_v8n3_57_f0001.png 이미지

Fig. 1. Two Execution Modes of Prediction-based Parallel Logic Simulation [14]

JBCRIN_2019_v8n3_57_f0002.png 이미지

Fig. 2. An Example of Proposed Prediction-based Parallel Simulation Using Spatially Partial Simulation Strategy

JBCRIN_2019_v8n3_57_f0003.png 이미지

Fig. 3. Spatially and Temporally Partial Simulation for Debugging

Table 1. Experimental Result

JBCRIN_2019_v8n3_57_t0001.png 이미지

References

  1. R.M. Fujimoto, "Parallel Discrete Event Simulation," Communication of the ACM, Vol.33, No.10, pp.30-53, Oct. 1990. https://doi.org/10.1145/84537.84545
  2. D.M. Nicol, "Principles of Conservative Parallel Simulation," in Proceedings of the 28th Winter Simulation Conference, pp. 128-135, 1996.
  3. R.M. Fujimoto, "Time Warp on a Shared Memory Multiprocessor," Transactions of the Society for Computer Simulation, Vol.6, No.3, pp.211-239, Jul. 1989.
  4. L. Li and C. Tropper, "A design-driven partitioning algorithm for distributed Verilog simulation," in Proc. 20th International Workshop on Principles of Advanced and Distributed Simulation(PADS), pp.211-218, 2007.
  5. D. Chatterjee, A. DeOrio, and V. Bertacco, "Event-driven gatelevel simulation with general purpose GPUs," in Proc. of Design Automation Conference(DAC09), pp. 557-562, Jun. 2009.
  6. IUS Simulator Usermanual, Cadence Design Systems [Internet], http://www.cadence.com.
  7. VCS Simulator Usermanual, Synopsys [Internet], http://www.synopsys.com.
  8. K. Chang and C. Browy, "Parallel Logic Simulation: Myth or Reality?" Computer, Vol.45, No.4, pp.67-73, Apr. 2012. https://doi.org/10.1109/MC.2011.385
  9. Jaehoon Han et al, "Predictive parallel event-driven HDL simulation with a new powerful prediction strategy," in Proc. of Design, Automation and Test in Europe Conference and Exhibition(DATE), pp.1-3, Mar. 2014.
  10. Yuhao Zhu, Bo Wang, and Yangdong Deng, "Massively Parallel Logic Simulation with GPUs," ACM Transactions on Design Automation of Electronic Systems(TODAES), Vol.16, No.3, pp.1-20, Jun. 2011.
  11. James Gross et al, "Multi-Level Parallelism for Time- and Cost-efficient Parallel Discrete-Event Simulation on GPUs," in Proc. of 26th ACM/IEEE Workshop on Principles of Advanced and Distributed Simulation 2012(PADS 2012), Jun. 2012.
  12. Gate-level Simulation Methodology, Whitepaper, Cadence Design Systems [Internet], www.cadence.com.
  13. Seiyang Yang, "A New Prediction-based Parallel Eventdriven Logic Simulation," Journals of KIPS/Computer and Communication Systems, Vol.4. No.3, pp. 85-90, Mar. 2015.
  14. Seiyang Yang, "Performance Improvement of Prediction-based Parallel Gate-Level Timing Simulation Using Prediction Accuracy Enhancement Strategy," Journals of KIPS/Computer and Communication Systems, Vol.5. No.12, pp.439-446, Dec. 2016.
  15. Chandy, K. M. and Misra, J., "Distributed simulation: A case study in design and verification of distributed programs," IEEE Trans. Softw. Engin., SE-5, 5, pp.440-452, 1979. https://doi.org/10.1109/TSE.1979.230182