Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

Design of Low Dropout Regulator using self-cascode structure

셀프-캐스코드 구조를 적용한 LDO 레귤레이터 설계

  • Choi, Seong-Yeol (Department of Semiconductor Engineering, Chungbuk National University) ;
  • Kim, Yeong-Seuk (Department of Semiconductor Engineering, Chungbuk National University)
  • Received : 2018.03.26
  • Accepted : 2018.06.14
  • Published : 2018.07.31
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes a low-dropout voltage regulator(LDO) using self-cascode structure. The self-cascode structure was optimized by adjusting the channel length of the source-side MOSFET and applying a forward voltage to the body of the drain-side MOSFET. The self-cascode of the input differential stage of the error amplifier is optimized to give higher transconductance, but the self-cascode of the output stage is optimized to give higher output resistance, The proposed LDO using self-cascode structure was designed by a $0.18{\mu}m$ CMOS technology and simulated using SPECTRE. The load regulation of the proposed LDO regulator was 0.03V/A, whereas that of the conventional LDO was 0.29V/A. The line regulation of the proposed LDO regulator was 2.23mV/V, which is approximately three times improvement compared to that of the conventional LDO. The transient response of the proposed LDO regulator was 625ns, which is 346ns faster than that of the conventional LDO.

본 논문에서는 셀프-캐스코드 구조를 이용한 LDO 레귤레이터를 제안하였다. 셀프-캐스코드 구조의 소스 측 MOSFET의 채널 길이를 조절하고, 드레인 측 MOSFET의 바디에 순방향 전압을 인가함으로써 최적화하였다. 오차 증폭기 입력 차동단의 셀프-캐스코드 구조는 높은 트랜스컨덕턴스를 가지도록, 출력단은 높은 출력 저항을 가지도록 최적화하였다. 제안 된 LDO 레귤레이터는 $0.18{\mu}m$ CMOS 공정을 사용하였고, SPECTERE를 이용하여 시뮬레이션 되었다. 제안 된 셀프-캐스코드 구조를 이용한 LDO 레귤레이터의 로드 레귤레이션은 0.03V/A로 기존 LDO의 0.29V/A보다 급격하게 개선되었다. 라인 레귤레이션은 2.23mV/V로 기존 회로보다 약 3배 향상되었다. 안정화 속도는 625ns로 기존 회로보다 346ns 개선되었다.

Keywords

References

  1. X. Tong and K. Wei, "A fully integrated fast-response LDO voltage regulator with adaptive transient current distribution," in Proceedings of 2017 IEEE Computer Society Annual Symposium on VLSI, Bochum: North rhine-Westphalia, pp. 651-654, 2017.
  2. K. C. Woo, J. H. Sim, T. W. Kim, S. K. Hwang and B. D. Yang, "Fast-Transient Digital LDO Regulator With Binary-Weighted Current Control," Journal of the Korea Institute of Information and Communication Engineering, vol. 20, no. 6, pp. 1154-1162, Jun. 2016. https://doi.org/10.6109/jkiice.2016.20.6.1154
  3. J. Y. Lee and L. Kolasani, (2015, March). Security Based Network for Health Care System. Asia-pacific Journal of Convergent Research Interchange, 1(1), pp. 1-6, Available: http://dx.doi.org/10.21742/APJCRI.2015.03.01.
  4. S. S. Rajput, and S. S. Jamuar. "Low voltage analog circuit design techniques." IEEE Circuits and Systems Magazine, vol.2, no.1, pp. 24-42, Aug. 2002.
  5. K. Y. Na, "OPAMP Design Using Optimized Self-Cascode Structures," Transactions on Electrical and Electronic Materials, vol.15, no.3, pp. 149-154, Jun. 2014. https://doi.org/10.4313/TEEM.2014.15.3.149
  6. K. J. Baek, J. M. Gim, H. S. Kim, K. Y. Na, N. S. Kim, and Y. S. Kim, "Analogue circuit design methodology using self-cascode structures," Electronics Letters, vol.49, no.9, pp. 591-592, Apr. 2013. https://doi.org/10.1049/el.2013.0554
  7. J. Kaur, N. Prakash, and S. S. Rajput, "Low voltage high performance self cascode CCII," in Proceedings of Multitopic Conference, Karachi: Sind, pp. 7-11, 2008.
  8. R. J. baker, H. W. Li, and D. E. Boyce, CMOS Circuit Design, Layout, and Simulation, New York,NY: IEEE Press, 1998.
  9. S. Y. Yoon, "Design of A Folded-Cascode OPAMP Using Optimized Self-Cascode Structures," M.S. thesis, Chungbuk National University, Cheong-ju, 2014.
  10. A. Zeki, and H. Kuntman. "High-linearity low-voltage self-cascode class AB CMOS current output stage," in Proceedings of the IEEE 2000 International Symposium on Circuits and Systems, Geneva: Geneva, pp. 257-260, 2000.
  11. I. Fujimori and T. Sugimoto, "A 1.5 V, 4.1 mW dual-channel audio delta-sigma D/A converter," IEEE Journal of Solid-State Circuits, vol. 33, no. 12, pp. 1863-1870, Dec. 1998. https://doi.org/10.1109/4.735525