Browse > Article
http://dx.doi.org/10.6109/jkiice.2018.22.7.993

Design of Low Dropout Regulator using self-cascode structure  

Choi, Seong-Yeol (Department of Semiconductor Engineering, Chungbuk National University)
Kim, Yeong-Seuk (Department of Semiconductor Engineering, Chungbuk National University)
Publication Information
Journal of the Korea Institute of Information and Communication Engineering / v.22, no.7, 2018 , pp. 993-1000 More about this Journal
Abstract
This paper proposes a low-dropout voltage regulator(LDO) using self-cascode structure. The self-cascode structure was optimized by adjusting the channel length of the source-side MOSFET and applying a forward voltage to the body of the drain-side MOSFET. The self-cascode of the input differential stage of the error amplifier is optimized to give higher transconductance, but the self-cascode of the output stage is optimized to give higher output resistance, The proposed LDO using self-cascode structure was designed by a $0.18{\mu}m$ CMOS technology and simulated using SPECTRE. The load regulation of the proposed LDO regulator was 0.03V/A, whereas that of the conventional LDO was 0.29V/A. The line regulation of the proposed LDO regulator was 2.23mV/V, which is approximately three times improvement compared to that of the conventional LDO. The transient response of the proposed LDO regulator was 625ns, which is 346ns faster than that of the conventional LDO.
Keywords
Low-Dropout Regulator(LDO); Self-Cascode; Transient Response; Regulation Characteristic; Unit Gain Bandwidth;
Citations & Related Records
Times Cited By KSCI : 1  (Citation Analysis)
연도 인용수 순위
1 X. Tong and K. Wei, "A fully integrated fast-response LDO voltage regulator with adaptive transient current distribution," in Proceedings of 2017 IEEE Computer Society Annual Symposium on VLSI, Bochum: North rhine-Westphalia, pp. 651-654, 2017.
2 K. C. Woo, J. H. Sim, T. W. Kim, S. K. Hwang and B. D. Yang, "Fast-Transient Digital LDO Regulator With Binary-Weighted Current Control," Journal of the Korea Institute of Information and Communication Engineering, vol. 20, no. 6, pp. 1154-1162, Jun. 2016.   DOI
3 J. Y. Lee and L. Kolasani, (2015, March). Security Based Network for Health Care System. Asia-pacific Journal of Convergent Research Interchange, 1(1), pp. 1-6, Available: http://dx.doi.org/10.21742/APJCRI.2015.03.01.
4 S. S. Rajput, and S. S. Jamuar. "Low voltage analog circuit design techniques." IEEE Circuits and Systems Magazine, vol.2, no.1, pp. 24-42, Aug. 2002.
5 K. Y. Na, "OPAMP Design Using Optimized Self-Cascode Structures," Transactions on Electrical and Electronic Materials, vol.15, no.3, pp. 149-154, Jun. 2014.   DOI
6 K. J. Baek, J. M. Gim, H. S. Kim, K. Y. Na, N. S. Kim, and Y. S. Kim, "Analogue circuit design methodology using self-cascode structures," Electronics Letters, vol.49, no.9, pp. 591-592, Apr. 2013.   DOI
7 R. J. baker, H. W. Li, and D. E. Boyce, CMOS Circuit Design, Layout, and Simulation, New York,NY: IEEE Press, 1998.
8 S. Y. Yoon, "Design of A Folded-Cascode OPAMP Using Optimized Self-Cascode Structures," M.S. thesis, Chungbuk National University, Cheong-ju, 2014.
9 A. Zeki, and H. Kuntman. "High-linearity low-voltage self-cascode class AB CMOS current output stage," in Proceedings of the IEEE 2000 International Symposium on Circuits and Systems, Geneva: Geneva, pp. 257-260, 2000.
10 I. Fujimori and T. Sugimoto, "A 1.5 V, 4.1 mW dual-channel audio delta-sigma D/A converter," IEEE Journal of Solid-State Circuits, vol. 33, no. 12, pp. 1863-1870, Dec. 1998.   DOI
11 J. Kaur, N. Prakash, and S. S. Rajput, "Low voltage high performance self cascode CCII," in Proceedings of Multitopic Conference, Karachi: Sind, pp. 7-11, 2008.