System Level Architecture Evaluation and Optimization: an Industrial Case Study with AMBA3 AXI

  • 발행 : 2005.12.31

초록

This paper presents a system level architecture evaluation technique that leverages transaction level modeling but also significantly extends it to the realm of system level performance evaluation. A major issue lies with the modeling effort. To reduce the modeling effort the proposed technique develops the concept of worst case scenarios. Since the memory controller is often found to be an important component that critically affects the system performance and thus needs optimization, the paper further addresses how to evaluate and optimize the memory controllers, focusing on the test environment and the methodology. The paper also presents an industrial case study using a real state-of-the-art design. In the case study, it is reported that the proposed technique has helped successfully find the performance bottleneck and provide appropriate feedback on time.

키워드

참고문헌

  1. 'Mobile application processor for 3G phones,' 3G Newsletter, Sept. 2004, online document available at http://www.3g.co.uk/PR/Sept2004/8344.htm, last accessed July 20, 2005
  2. 'New multimedia application processor chips for 2.5/3G mobile phones,' 3G Newsletter, Feb. 2003, online document available at http://www.3g.co.uk/PR/Feb2003/4832.htm, last accessed July 20, 2005
  3. T. Grotker et al., System Design with SystemC, Kluwer, 2002
  4. 'AMBA AXI Protocol Specification,' ARM Limited, 2003
  5. 'PrimeCell AXI Configurable Interconnect,' ARM Limited, Ref: ARM DDI 0354A, Dec 2004
  6. 'ARM PrimeCell Dynamic Memory Controller Technical Reference Manual,' ARM Limited, Ref: ARM DDI 0331A, June 2004
  7. Specman eVC, further information available on http://www.cadence.com/verisity