참고문헌
- MEDEA+ EDA Roamap, 2003. http://www.medeaplus.org
- International Technology Roadmap for Semiconductor (ITRS), http://public.itrs.net/Files/2003ITRS/Home2003.htm
- ISO/IEC 14496-10 and ITU-T Rec. H.264, Advanced Video Coding, 2003
- D. Brooks, V. Tiwari, and M. Martonosi, 'Wattch: a framework for architectural-level power analysis and optimizations,' in ISCA'00, pp. 83-94, 2000
- W. Ye, N. Vijaykrishnan, M. Kandemir, and M. J.Irwin, 'The design and use of simplepower: a cycleaccurate energy estimation tool,' in DAC'00, pp. 340-345, 2000
- V. Tiwari, S. Malik, and A. Wolfe, 'Power analysis of embedded software:a first step towards software power minimization,' IEEE Trans. on VLSI systems, pp. 437-445, December 1994 https://doi.org/10.1109/92.335012
- G. Gontreras, M. Martonosi, J. Peng, R. Ju, and G.-Y. Lueh, 'XTREM: a power simulator for the Intel XScale core,' in LCTES'04, pp. 115-125, 2004 https://doi.org/10.1145/997163.997180
- A. Sama, M. Balakrishnan, and J. F. M. Theeuwen, 'Speeding up Power Estimation of Embedded Software.' in ISLPED'00, pp. 191-196, 2000 https://doi.org/10.1145/344166.344580
- A. Sinha, and A. Chandrakasan, 'JouleTrack: a web based tool for software energy profiling,' in DAC'01, pp. 220-225, 2001 https://doi.org/10.1145/378239.378467
- M. Lee, et al., 'Power Analysis and Low-Power Scheduling Techniques for Embedded DSP Software,' In Proc. ISSS, 1995 https://doi.org/10.1109/ISSS.1995.520621
- J. Seo, et al., 'Profile-based Optimal Intra-task Voltage Scheduling for Hard Real-Time Applications,' in Proc. DAC, 2005 https://doi.org/10.1145/996566.996597
- DTSE Methodology, http://www.imec.be/design/dtse/methodology.shtml