• Journal of Digital Contents Society
• /
• v.3 no.1
• /
• pp.113-122
• /
• 2002

The flatness of a silicon wafer concerned with ULSI chip is one of the most critical parameters ensuring high yield of wafers. The polishing process that measures and controls the flatness of a silicon wafer is one of the important process in various processes for production silicon wafer, which are still being done today by manual. But engineers in polishing process are requested to have many experiences and to check silicon wafers one by one. In this paper, we propose an algorithm used interpolation that estimates wafer's shape and sorts wafers automatically, then we can control the flatness of wafers in polishing process by automatic system.

• Bulletin of the Korean Chemical Society
• /
• v.32 no.7
• /
• pp.2227-2232
• /
• 2011

The new metrology, Advanced Poly-silicon Ultra-Trace Profiling (APUTP), was developed for measuring bulk Cu and Ni in heavily boron-doped silicon wafers. A Ni recovery yield of 98.8% and a Cu recovery yield of 96.0% were achieved by optimizing the vapor phase etching and the wafer surface scanning conditions, following capture of Cu and Ni by the poly-silicon layer. A lower limit of detection (LOD) than previous techniques could be achieved using the mixture vapor etching method. This method can be used to indicate the amount of Cu and Ni resulting from bulk contamination in heavily boron-doped silicon wafers during wafer manufacturing. It was found that a higher degree of bulk Ni contamination arose during alkaline etching of heavily boron-doped silicon wafers compared with lightly boron-doped silicon wafers. In addition, it was proven that bulk Cu contamination was easily introduced in the heavily boron-doped silicon wafer by polishing the wafer with a slurry containing Cu in the presence of amine additives.

• Korean Journal of Materials Research
• /
• v.14 no.6
• /
• pp.413-419
• /
• 2004

Recently, Silicon On Insulator (SOI) devices emerged to achieve better device characteristics such as higher operation speed, lower power consumption and latch-up immunity. Nevertheless, there are many detrimental defects in SOI wafers such as hydrofluoric-acid (HF)-defects, pinhole, islands, threading dislocations (TD), pyramid stacking faults (PSF), and surface roughness originating from quality of buried oxide film layer. Although the number of defects in SOI wafers has been greatly reduced over the past decade, the turn over of high-speed microprocessors using SOI wafers has been delayed because of unknown defects in SOI wafers. A new characterization method is proposed to investigate the crystalline quality, the buried oxide integrity and some electrical parameters of bonded SOI wafers. In this study, major surface defects in bonded SOI are reviewed using HF dipping, Secco etching, Cu-decoration followed by focused ion beam (FIB) and transmission electron microscope (TEM).

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2003.08a
• /
• pp.59-62
• /
• 2003

Our Zn diffusion into n-type $GaAs_{0.60}P_{0.40}$ used ampoule-tube method to increase IV. N-type epitaxial wafers were preferred by $H_2SO_4$-based pre-treatment. $SiO_2$ thin film was deposited by PECVD for some wafers. Diffusion times and diffusion temperatures respectability are 1, 2, 3 hr and 775, $805^{\circ}C$. LED chips were fabricated by the diffused wafers at Fab. The peak wavelength of all chips showed about 625~650 nm and red color. The highest IV is about 270 mcd at the diffusion condition of $775^{\circ}C$, 3h for the wafers which didn't deposit $SiO_2$ thin films. Also, the longer diffusion time is the higher IV for the wafers which deposit $SiO_2$ thin films.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2003.11a
• /
• pp.510-513
• /
• 2003

Our Zn diffusion into n-type $GaAs_{0.40}P_{0.60}$ used ampoule-tube method to increase IV. N-type epitaxial wafers were preferred by $H_2SO_4$-based pre-treatment. $SiO_2$ thin film was deposited by PECVD for some wafers. Diffusion times and diffusion temperatures respectability are 1, 2, 3 hr and 775, $805^{\circ}C$. LED chips were fabricated by the diffused wafers at Fab. The peak wavelength of all chips showed about $625{\sim}650\;nm$ and red color. The highest IV is about 270 mcd at the diffusion condition of $775^{\circ}C$, 3h for the wafers which didn't deposit $SiO_2$ thin films. Also, the longer diffusion time is the higher IV for the wafers which deposit $SiO_2$ thin films.

• Korean Journal of Materials Research
• /
• v.16 no.10
• /
• pp.652-655
• /
• 2006

A direct wafer bonding process necessary for GaAs-on-insulator (GOI) fabrication with high thermal annealing temperatures was studied by using PECVD oxides between gallium arsenide and silicon wafers. In order to apply some uniform pressure on initially-bonded wafer pairs, a graphite sample holder was used for wafer bonding. Also, a tool for measuring the tensile forces was fabricated to measure the wafer bonding strengths of both initially-bonded and thermally-annealed samples. GaAs/$SiO_2$/Si wafers with 0.5-$\mu$m-thick PECVD oxides were annealed from $100^{\circ}C\;to\;600^{\circ}C$. Maximum bonding strengths of about 84 N were obtained in the annealing temperature range of $400{\sim}500^{\circ}C$. The bonded wafers were not separated up to $600^{\circ}C$. As a result, the GOI wafers with high annealing temperatures were demonstrated for the first time.

• Transactions of the Korean Society of Mechanical Engineers B
• /
• v.24 no.1
• /
• pp.9-20
• /
• 2000

An analysis of heat and mass transfer has been carried out for multi-wafer Low Pressure Chemical Vapor Deposition (LPCVD). Surface radiation analysis considering specular radiation among wafers, heaters, quartz tube and side plates of the reactor has been done to determine temperature distributions of 150 wafers in two dimensions. Velocity, temperature and concentration fields of chemical gases flowing in a reactor with multi-wafers have been then determined, which determines Si deposition growth rate and uniformity on wafers using two different surface reaction models. The calculation results of temperatures and Si deposition have been compared and found to be in a reasonable agreement with the previous experiments.

• Journal of the Korean Ceramic Society
• /
• v.29 no.4
• /
• pp.273-282
• /
• 1992

The effects of intrinsic and extrinsic gettering on the formation of microdefects in the wafer and on the electrical performance at near-surfaces of three different oxygen-bearing Czochralski silicon single crystal wafers were investigated by varying the combinations of the pre-heat treatments and the phosphorus diffusion through the back-surface of the wafers. The wafers which had less than 10.9 ppma of oxygen formed no gettering zones irrespective of any pre-heat treatments, while the wafers which had more than 14.1 ppma of oxygen and were treated by Low+High pre-heat treatments generated the gettering zone comprising oxygen precipitates, staking faults, and dislocation loops. The effects of extrinsic gettering by phosphorus diffusion were evident in all samples such that the minority carrier lifetimes were increased and junction leakage currents were decreased. However, the total gettering effects among the different pre-heat treatments did not necessarily correspond to the gettering structure revealed by synchrotron radiation section topograph.

• Transactions on Electrical and Electronic Materials
• /
• v.5 no.4
• /
• pp.143-147
• /
• 2004

Surface defects and bulk defects on SOI wafers are studied. Two new metrologies have been proposed to characterize surface and bulk defects in epitaxial layer transfer (ELTRAN) wafers. They included the following: i) laser scattering particle counter and coordinated atomic force microscopy (AFM) and Cu-decoration for defect isolation and ii) cross-sectional transmission electron microscope (TEM) foil preparation using focused ion beam (FIB) and TEM investigation for defect morphology observation. The size of defect is 7.29 urn by AFM analysis, the density of defect is 0.36 /cm$^2$ at as-direct surface oxide defect (DSOD), 2.52 /cm$^2$ at ox-DSOD. A hole was formed locally without either the silicon or the buried oxide layer (Square Defect) in surface defect. Most of surface defects in ELTRAN wafers originate from particle on the porous silicon.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.29A no.2
• /
• pp.55-62
• /
• 1992

Polycrystalline silicon ingots were manufactured using the casting method for polycrystalline silicon solar cells. These ingots were cut into wafers and ten n$^{+}$p type solar cells were made through the following simple process` surface etching, n$^{+}$p junction formation, metalization and annealing. For the grain boundary passivation, the samples were oxidized in O$_2$ for 5 min. at 80$0^{\circ}C$ prior to diffusion in Ar for 100 min. at 95$0^{\circ}C$. The conversion efficiency of polycrystalline silicon solar cells made from these wafers showed about 70-80% of those of the single crystalline silicon solar cell and superior conversion efficiency, compared to those of commercial polycrystalline wafers of Wacker Chemie. The maximum conversion efficiency of our wafers was indicated about 8%(without AR coating) in spite of such a simple fabrication method.