1 |
A. J. Auberton-Herve, T. Barge, F. Metral, M. Bruel, B. Aspar, and H. Moreceau, 'Silicon on Insulator Wafers using the Smart cut® Technology', ECS PV 98-1, p. 1341, 1998
|
2 |
H. Aga, M. Nakano, and K. Mitani, 'Study of HF defects in thin, bonded silicon-on-insulator dependent on original wafers', Jpn. J. Appl. Phys., 38, p. 2694, 1999
DOI
|
3 |
K. Sakaguchi, K. Yanagita, H. Kurisu, H. Suzuki, K. Ohmi, and T. Yonehara, " by Splitting Porous Si layers', ECS PV., 99-3, p. 117, 1999
|
4 |
N. Sato, K. Sakaguci, K. Yamagata, Y. Fujiyama, and T. Yonehara, 'Epitaxial Growth on Porous Si for a New Bond and Etch-back Silicon-onInsulator', J. Electrochem. Soc. 142, p. 3116, 1995
DOI
|
5 |
A. Matsumura, K. Kawamura, I. Hamaguchi, S. Takayama, T. Yano, and Y. Nagatake, 'Low-dose SIMOX wafers for LSIs fabricated with intemal-thermal- oxidation (ITOX) process: electrical characterization",J. Mater. Sci. 10, p. 365, 1999
|
6 |
A. Ogura, 'Novel SIMOX with BOX at Damage Peak', ECS PV 99-3, p. 61, 1999
|
7 |
K. Sakaguchi, N. Sato, K. Yamagata, T. Atoji, Y. Fujiyama, J. Nakayama, and T. Yonehara, 'Current Progress in Epitaxial Layer Transfer( ', IEICE Trans. Electron Devices E80 C, p. 378, 1997
|
8 |
T. Yonehara, K. Sakaguchi, and N. Sato, 'Eltran Epitaxial Layer Transfer', ECS PV 99-3, p. 111, 1997
|
9 |
P. K. Vasudev, 'CMOS device and interconnect technology enhancements for low power/low voltage applications', Solid-State Electron. 39, p. 481,1996
DOI
ScienceOn
|
10 |
T. Eimori, T. Oashi, F. Morishita, T. Iwamatsu, Y. Yamaguchi, F. Okuda, K. Shimomura, H. Shimano, N. Sakashita, K. Arimoto, Y. Inoue, S. Komori, M. Inuishi, T. Nishimura, and H. Hiyoshi, 'Approaches to extra low voltage DRAM operation by SOIDRAM', IEEE Trans. Electron Devices 45, 1000, 1998
|
11 |
J. P. Colinge, 'Silicon-On-Insulator-Technology: Materials to VLSI', Kluwer, Academic, Boston, 1991
|