• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.14 no.4
• /
• pp.289-296
• /
• 2001

The piezoelectric transformers of 2.0x10x48 ㎣ size were fabricated with PSN-PMN-PZT(T10 and PNW-PMN-PZT(T2) composition ceramics. Effects of micro structural and piezoelectric properties on the electrical characteristics of the piezoelectric transformers were investigated. Under the fixed output power of 6 W, temperature rise of T1 transformer at the optimum load was smaller than T2 one because of fine grain size effect. Voltage step-up ratio of T1 transformer showed higher value than T2 one T1 transformer showed an excellent properties with voltage step-up ratio of 12.41, efficiency of 95.23% and temperature rise of 7.2$^{\circ}C$ at 200㏀ load resistance. And also, T2 transformer showed an excellent properties with voltage step up ratio of 9.81, efficiency of 95.51% and temperature rise of 9$^{\circ}C$ at 150㏀ load resistance.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2004.07b
• /
• pp.813-816
• /
• 2004

Unipoled piezoelectric transformers were designed with different input and output area ratios. The voltage step-up ratio increased proportionally with increasing the input area. The piezoelectric transformers operated in each transformer's resonance vibration mode. In this paper, ANSYS(FEM program) was used for analysing piezoelectric transformers. We compared with analysis and experimental results. The voltage step-up ratio showed maximum value in output area of small size. Output characteristics of piezoelectric transformers with various size were simulated. The result of analysis showed $2\sim7$ times higher voltage step-up ratio than a experiment result.

• Journal of Power Electronics
• /
• v.16 no.2
• /
• pp.414-424
• /
• 2016

This paper proposes a novel high-efficiency high-step-up interleaved converter with a voltage multiplier, which is suitable for electric vehicle power management applications. The proposed interleaved converter is capable of achieving high step-up conversion by employing a voltage-multiplier circuit. The proposed converter lowers the input-current ripple, which can extend the input source's lifetime, and reduces the voltage stress on the main switches. Hence, large voltage spikes across the main switches are alleviated and the efficiency is improved. Finally, a prototype circuit with an input voltage of 24 V, an output voltage of 380 V, and an output rated power of 1 kW is implemented and tested to demonstrate the functionality of the proposed converter. Moreover, satisfying experimental results are obtained and discussed in this paper. The measured full-load efficiency is 95.2%, and the highest measured efficiency of the proposed converter is 96.3%.

• The Transactions of the Korean Institute of Electrical Engineers P
• /
• v.57 no.1
• /
• pp.1-5
• /
• 2008

The output voltage value of AC high voltage source has been usually obtained by multiplying low voltage value measured at both terminals of low voltage resistor by the dividing ratio of the high voltage capacitive divider. From the dividing ratio determined of each 200 kV capacitive divider, we have developed step-up method for measuring the output voltage up to 400 kV using two same type of 200 kV capacitive dividers connected in series. The theoretical dividing ratio of 400 kV capacitive dividers connected in series coincides with that of manufacturer's certification within measurement uncertainty. Thus, this developed step-up method makes it possible to extend the range of output voltage from 200 kV to 400 kV. Furthermore, The dividing ratio of divider under test obtained using this step-up method is consistent with that obtained using one 200 kV high voltage divider within corresponding uncertainties.

• Journal of Power Electronics
• /
• v.16 no.2
• /
• pp.436-446
• /
• 2016

A novel step-up DC-DC converter with a switched-coupled-inductor-capacitor (SCIC) which successfully integrates three-winding coupled inductors and switched-capacitor techniques is proposed in this paper. The primary side of the coupled inductors for the SCIC is charged by the input source, and the capacitors are charged in parallel and discharged in series by the secondary windings of the coupled inductor to achieve a high step-up voltage gain with an appropriate duty ratio. In addition, the passive lossless clamped circuits recycle the leakage energy and reduce the voltage stress on the main switch effectively, and the reverse-recovery problem of the diodes is alleviated by the leakage inductor. Thus, the efficiency can be improved. The operating principle and steady-state analyses of the converter are discussed in detail. Finally, a prototype circuit at a 50 kHz switching frequency with a 20-V input voltage, a 200-V output voltage, and a 200-W output power is built in the laboratory to verify the performance of the proposed converter.

• Proceedings of the KIPE Conference
• /
• 2008.06a
• /
• pp.234-237
• /
• 2008

This paper deals with a new single-phase Z-source matrix converter (SZMC) topology. Unlike other conventional configurations, the proposed SZMC is not only a step-up frequency converter but also a step-down frequency converter and a voltage boost capability. Thus, the proposed SZMC is also called a frequency step-up/down and voltage step-up converter. A safe-commutation strategy is used in SZMC as free-wheeling operation to eliminate voltage spikes on switches. The operating principles and experimental results of the proposed SZMC are presented.

• Journal of Electrical Engineering and Technology
• /
• v.10 no.4
• /
• pp.1566-1577
• /
• 2015

A novel high step-up converter is presented herein, which combines the conventional buck-boost converter, the charge pump capacitor and the coupling inductor. By doing so, a quite high voltage conversion ratio due to not only the turns ratio but also the duty cycle, so as to increase design feasibility. It is noted that the denominator of the voltage conversion ratio is the square of one minus duty cycle. Above all, there is no voltage spike across the switch due to the leakage inductance and hence no passive or active snubber is needed, and furthermore, the used switch is driven without isolation and hence the gate driving circuit is relatively simple, thereby upgrading the industrial application capability of this converter. In this paper, the basic operating principles and the associated mathematical deductions are firstly described in detail, and finally some experimental results are provided to demonstrate the effectiveness of the proposed high step-up converter.

• Smart Structures and Systems
• /
• v.26 no.4
• /
• pp.521-531
• /
• 2020

In this paper, a new interleaved high step-up converter with low voltage stress on the switches is proposed. In the proposed converter, soft switching is provided for all switches by just one auxiliary switch, which decreases the conduction loss of auxiliary circuit. Also, the auxiliary circuit is expanded on the converter with more input branches. In the converter all main switches operate under zero voltage switching condition and auxiliary switch operate under zero current switching condition. Because of the interleaved structure, the reliability of converter increases and input current ripples decreases. The clamp capacitor in the converter not only absorb the voltage spikes across the switch due to leakage inductance, but also improve voltage gain. The proposed converter is fully analyzed and to verify the theoretical analysis, a 100 W prototype was implemented. Also, to show the effectiveness of auxiliary circuit on conduction EMI, EMI of the proposed converter comprised with hard switching counterpart.

• Journal of Power Electronics
• /
• v.17 no.3
• /
• pp.590-600
• /
• 2017

This paper presents a ripple-free input current modified interleaved boost converter for high step-up applications. By integrating dual coupled inductors and voltage multiplier techniques, the proposed converter can reach a high step-up gain without an extremely high turn-ON period. In addition, a very small auxiliary inductor employed in series to the input dc source makes the input current ripple theoretically decreased to zero, which simplifies the design of the electromagnetic interference (EMI) filter. In addition, the voltage stresses on the semiconductor devices of the proposed converter are efficiently reduced, which makes high performance MOSFETs with low voltage rated and low resistance $r_{DS}$(ON) available to reduce the cost and conduction loss. The operating principles and steady-state analyses of the proposed converter are introduced in detail. Finally, a prototype circuit rated at 400W with a 42-50V input voltage and a 400V output voltage is built and tested to verify the effectiveness of theoretical analysis. Experimental results show that an efficiency of 95.3% can be achieved.

• Journal of Power Electronics
• /
• v.18 no.5
• /
• pp.1536-1544
• /
• 2018

The existing 24-pulse autotransformer rectifier unit (ATRU) needs interphase reactors for parallel work of the rectifier bridges, and its output voltage cannot be regulated. Aiming at these problems, a step-up and step-down asymmetrical 24-pulse ATRU is proposed in this paper. The connections and turns ratios among transformer windings are well designed. In addition, a 15-degree phase difference is formed between two of the 24 voltage vectors produced by the transformer, which makes the four rectifier bridge groups produce a 24-pulse DC voltage without interphase reactors. Meanwhile, by adding extended winding to each phase of the transformer, wide-range regulation of the ATRU output voltage can be realized, and the reasonable voltage regulation range is between 0.2 and 1.6. The superposition of the voltage vectors and the principle of the voltage regulation are analyzed in detail. Furthermore, the turns ratio of the windings, winding current, output voltage, and kilovolt-ampere rating are all derived. Finally, the simulations and experiments are carried out, and the correctness of the principle and theoretical analysis of the new 24-pulse ATRU are verified.