• 제목/요약/키워드: voltage signal

검색결과 2,137건 처리시간 0.033초

음향 신호 분석에 의한 GMAW의 특성분석 (The Analysis of Characteristics of GMAW using Sound Signal)

  • 조택동;양상민;양성빈
    • 대한용접접합학회:학술대회논문집
    • /
    • 대한용접접합학회 2002년도 춘계학술발표대회 개요집
    • /
    • pp.65-67
    • /
    • 2002
  • The gas metal arc welding(GMAW) is regarded as one of the best candidate for welding automation in industrial joining application. It is important to monitor the weld quality for the high performance of weld automation. The measured analog signal is frequency analyzed by digital signal process method. In order to observe the welding phenomena and control welding condition, arc light, voltage, and current are measured at the same time. They are analyzed and compared with arc sound. for these experiments, a power source of constant voltage characteristics was used in the pure metal transfer mode.

  • PDF

교류초퍼에서 새로운 스위칭 신호패턴 (New Switching signal Pattern in AC Chopper)

  • 장도현;연재을
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2000년도 하계학술대회 논문집 B
    • /
    • pp.1267-1269
    • /
    • 2000
  • New switching signal pattern for four switches is proposed to prevent the shortage of PWM ac choppers. In the proposed technique, four signals to four power switches are generated without current transformer, while the conventional technique requires sensing the polarity of input voltage by voltage comparator and checking the direction of input current by the current transformer. The signal circuit built by the proposed technique is simple, and reduces also the switching loss.

  • PDF

액정 표시기의 구동효율 개선을 위한 중첩구동방식에 관한 연구 (A study on the overlap scanning method for the driving efficiency improvement of LC Displays)

  • 최선정;김용덕
    • 전자공학회논문지A
    • /
    • 제31A권7호
    • /
    • pp.110-116
    • /
    • 1994
  • In this paper a Duty Effective Overlap Scanning method (DEOS) for the improvement of driving efficiency of LC displays which have the RMS voltage responding characteristics is proposed and new processing method of data signals for optimum application of this method is also proposed. Proposed method has a few advantages such as the increment of duty ratio the increment of driving power loaded on LC cell and the decrement of RMS voltage error rate caused by signal attenuation on electrodes composing of display when compared with the conventional method which is called as optimum voltage amplitude selection method. And also by adopting new data signal processing method which has 3 kinds of voltage levels additional advantage much improving crosstalk phenomenon which is the most serious problems of simple matrix structured display is obtained. For the characteristic estimation new mathematical representation for new overlap scanning method and data signal processing method are induced and defined. And by the defined formula and simulation the characteristics of the proposed method and the conventional method are compared and analyzed. As a result of estimation this new method being able to optimize the overlap rate of scan signal and using 3 levels of data signals has the characteristic which can improve the driving efficiency of LC displays.

  • PDF

플라이백 컨버터를 이용한 인버터 직류링크 전압의 절연 궤환 (Isolated Feedback of Inverter DC-Link Voltage Using Flyback Converters)

  • 김경서
    • 전력전자학회논문지
    • /
    • 제23권4호
    • /
    • pp.281-285
    • /
    • 2018
  • An isolated feedback method for measuring the inverter DC-link voltage is proposed. This method provides a simple and economical solution to inverter control systems that use a flyback converter as a controller power supply. In the proposed method, data on the DC-link voltage are acquired when the primary side voltage appears on the secondary side of the flyback transformer, thereby eliminating the need to adopt an extra signal isolation method. To solve the non-synchronization problem between the flyback converter switching and main controller sampling, the external interrupt function of the micro-controller is used as a trigger signal for the A/D conversion.

Design of a 6-bit 500MS/s CMOS A/D Converter with Comparator-based Input Voltage Range Detection Circuit

  • Dae, Si;Yoon, Kwang Sub
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제14권6호
    • /
    • pp.706-711
    • /
    • 2014
  • A low power 6-bit flash ADC that uses an input voltage range detection algorithm is described. An input voltage level detector circuit has been designed to overcome the disadvantages of the flash ADC which consume most of the dynamic power dissipation due to comparators array. In this work, four digital input voltage range detectors are employed and each input voltage range detector generates the specific clock signal only if the input voltage falls between two adjacent reference voltages applied to the detector. The specific clock signal generated by the detector is applied to turn the corresponding latched comparators on and the rest of the comparators off. This ADC consumes 68.82 mW with a single power supply of 1.2V and achieves 4.3 effective number of bits for input frequency up to 1 MHz at 500 MS/s. Therefore it results in 4.6 pJ/step of Figure of Merit (FoM). The chip is fabricated in 0.13-um CMOS process.

출력 신호의 진폭 제어 회로를 가진 10 GHz LC 전압 제어 발진기 (10 GHz LC Voltage-controlled Oscillator with Amplitude Control Circuit for Output Signal)

  • 송창민;장영찬
    • 전기전자학회논문지
    • /
    • 제24권4호
    • /
    • pp.975-981
    • /
    • 2020
  • 위상 잡음을 개선하기 위한 출력 신호의 진폭을 제어하는 회로를 가진 10 GHz LC 전압 제어 발진기(VCO : voltage-controlled oscillator)가 제안된다. 제안된 LC VCO를 위한 진폭 제어 회로는 피크 검출 회로, 증폭기, 그리고 전류원 회로로 구성된다. 피크 검출 회로는 2 개의 diode-connected NMOSFET과 하나의 커패시터로 구성되어 출력 신호의 최젓값을 감지함으로 수행된다. 제안하는 진폭 제어 회로를 가진 LC VCO는 1.2 V 공급 전압을 사용하는 55 nm CMOS 공정에서 설계된다. 설계된 LC VCO의 면적은 0.0785 ㎟이다. 제안된 LC VCO에 사용된 진폭 제어 회로는 기존 LC VCO의 출력 신호에서 발생되는 242 mV의 진폭 변화를 47 mV로 줄인다. 또한, 출력 신호의 peak-to-peak 시간 지터를 8.71 ps에서 931 fs로 개선한다.

Time-Domain Analog Signal Processing Techniques

  • Kang, Jin-Gyu;Kim, Kyungmin;Yoo, Changsik
    • Journal of Semiconductor Engineering
    • /
    • 제1권2호
    • /
    • pp.64-73
    • /
    • 2020
  • As CMOS technology scales down, the design of analog signal processing circuit becomes far more difficult because of steadily decreasing supply voltage and smaller intrinsic gain of transistors. With sub-1V supply voltage, the conventional analog signal processing relying on high-gain amplifiers is not an effective solution and different approach has to be sought. One of the promising approaches is "time-domain analog signal processing" which exploits the improving switching speed of transistors in a scaled CMOS technology. In this paper, various time-domain analog signal processing techniques are explained with some experimental results.

변압기 부분방전에 의한 초음파 신호의 발생형태 (Patterns of the Ultrasonic Signal caused by Partial Discharge in Transformer)

  • 권동진;최인혁;정길조;박찬영;나현석;박재준
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2000년도 하계학술대회 논문집
    • /
    • pp.581-584
    • /
    • 2000
  • Generally, it is known that many partial discharges are occurred in one voltage cycle. In this case, it is not easy to distinguish between ultrasonic signals caused by the partial discharge. We describes a pattern of the ultrasonic signal by the partial discharge in transformer. The test setup for ultrasonic signal measurement was to simulate a internal partial discharge by using a needle to plane electrodes. We compared the number of partial discharge and ultrasonic signal in one voltage cycle. The results showed that it was possible to distinguish between ultrasonic signals by analysing partial discharge detection method and ultrasonic signal on time domain.

  • PDF

위상고정회로를 사용한 AM신호 검파방식의 해석 (An Analysis of a Phase Locked AM signal Detection)

  • 문상재
    • 대한전자공학회논문지
    • /
    • 제13권5호
    • /
    • pp.24-29
    • /
    • 1976
  • Phase locked AM신호 검파방식에서는 위상고정회로를 사용하여 입력신호로부터 반송신호를 분리 재생시킨다. 입력잡음은 백색 Gaussian잡음이고, 전려제어발진기의 자유발진주파수와 입력반송신호주파수가 같다는 가정하에 위상고정회로의 동작특성을 해석하고, 본 검파방식의 신호대 잡음비를 정량적으로 고찰하였다. Phase locked AM신호 검파방식은 종래의 검파방식에 비해서 잡음의 영향을 적게 받게됨을 본 해석에서 알 수 있다. In the phase locked AM signal detection, phase locked loop is used to extract a synchronous carrier from an input AM signal. Under the assumption that input noise is white Gaussian and free-running frequency of voltage controlled oscillator is the same that of an input carrier, operational behaviours of phase locked loop is analyzed and signal to noise ratio of the detection is derived quentitatively. The results show that the phase locked AM signal detection method offers a higher degree of noise mmunity than conventional AM signal detections.

  • PDF

커넥터에서 접촉불량 발생시의 전압, 전류 및 온도 신호 특성 분석 (Analysis of Voltage, Current and Temperature Signals for Poor Connections at Electrical Connector)

  • 김상철;김두현;강신욱
    • 한국안전학회지
    • /
    • 제29권2호
    • /
    • pp.12-17
    • /
    • 2014
  • This paper is aimed to analyze the characteristics of simultaneous voltage, current and temperature signals for poor connection on electrical connector. In order to attain this purpose, detected were the current and voltage signals on electric wire with series arc, named arc signals, and also monitored were the changes of RMS, instantaneous value of waveform in time domain and temperature value with video. Two states are made normal state over $5kgf{\cdot}cm$ and poor connections state below $0.5kgf{\cdot}cm$ by screw gage. In the voltage signal case, the voltage drop was increased with which the current was increased. In the current signal case, poor connections at the time interval 1~4A all showed "shoulder", as distinct difference from the normal state shown waveform pattern. In the temperature signal case, poor connections are twice at 1A and five times at 4A in the normal state. The temperature continues insulation of electrical wiring and connector can be carbonized. The results of this study will be effectively used in developing the preventive devices and system for electric fire by poor connections.