1 |
H. Iwai, "Roadmap for 22 nm and beyond," Microelectronic Engineering, vol. 86, no. 7-9, pp. 1520-1528, Sep. 2009.
DOI
|
2 |
T. Mogami, "CMOS scaling and variability," WIMNACT WS & IEEE EDS Mini-Colloquium on Nano-CMOS Technology, Jan. 2012.
|
3 |
L. L. Lewyn, T. Ytterdal, C. Wulff, and K. Martin, "Analog circuit design in nanoscale CMOS technologies," Proc. IEEE, vol. 97, no. 10, pp. 1687-1714, Oct. 2009.
DOI
|
4 |
B. Gilbert, "Current mode, voltage mode, or free mode?A few sage suggestion," Analog Integrated Circuits and Signal Processing, vol. 38, pp. 83-101, 2004.
DOI
|
5 |
K. Kim and C. Yoo, "Time-domain operational ampli-fier with voltage-controlled oscillator and its application to ac-tive-RC analog filter," IEEE Trans. Circuits and Systems-II, vol. 67, no. 3, pp. 415-419, Mar. 2020.
DOI
|
6 |
C.-W. Hsu and P. R. Kinget, "A 40 MHz 4th-order active-UGB-RC filter using VCO-based amplifier with zero compen-sation," Proc. IEEE Eur. Solid-State Circuits Conf. pp. 359-363, 2014.
|
7 |
Y. Hwang, A. Liu, Y. Chang, and J. Chen, "A high-efficiency fast-transient response buck converter with analog voltage dynamic estimation techniques," IEEE Trans. Power Electronics, vol. 30, no. 7, pp. 3720-3730, Jul. 2015.
DOI
|
8 |
L. Cheng, Y. Liu, and W.-H. Ki, "A 10/30 MHz fast reference tracking buck converter with DDA-based type-III compensa-tor," IEEE J. Solid-State Circuits, vol. 49, no. 12, pp. 2788-2799, Dec. 2014.
DOI
|
9 |
S. J. Kim, Q. Khan, M. Talegaonkar, A. Elshazly, A. Rao, N. Griesert, G. Winter, W. McIntyre, and P. K. Hanumolu, "High frequency buck converter design using time based control techniques," IEEE J. Solid-State Circuits, vol. 50, no. 4, pp. 990-1001, Apr. 2015.
DOI
|
10 |
S. J. Kim, R. K. Nandwana, Q. Khan, R. Pilawa-Podgurski, and P. K. Hanumolu, "A 4-phase 30-70 MHz switching fre-quency buck converter using a time-based compensator," IEEE J. Solid-State Circuits, vol. 50, no. 12, pp. 2814-2824, Dec. 2015.
DOI
|
11 |
J.-G. Kang, M.-G. Jeong, J. Park, and C. Yoo, "A 10 MHz time-domain controlled current-mode buck converter with 8.5% to 93% switching duty cycle," Dig. Tech. Paper, IEEE Solid-State Circuits Conf. pp. 424-425, 2018.
|
12 |
M. Huang and Y. Lu, "An analog-proportional digital-integral multi-loop digital LDO with fast response, improved PSR and zero minimum load current," Proc. IEEE Custom Integrated Circuits Conf. pp. 1-4, 2019.
|
13 |
Y.-H. Lee, S.-Y. Peng, C.-C. Chiu, A. C.-H. Wu, K.-H. Chen, Y.-H. Lin, S.-W. Wang, T.-Y. Tsai, C.-C. Huang, and C.-C. Lee, "A low quiescent current asynchronous digital-LDO with PLL-modulated fast-DVS power management in 40 nm SoC for MIPS performance improvement," IEEE J. Solid-State Circuits, vol. 48, no. 4, pp. 1018-1030, Apr. 2013.
DOI
|
14 |
Y. Okuma, K. Ishida, Y. Ryu, X. Zhang, P.-H. Chen, K. Watanabe, M. Takamiya, and T. Sakurai, "0.5-V input digital LDO with 98.7% current efficiency and 2.7- quiescent current in 65-nm CMOS," Proc. IEEE Custom Integrated Circuits Conf. pp. 1-4, 2010.
|
15 |
Y. Lu, F. Yang, F. Chen, and P. K. T. Mok, "A 500 mA analog assisted digital-LDO-based on-chip distributed power deliv-ery grid with cooperative regulation and IR-drop reduction in 65nm CMOS," Dig. Tech. Papers, IEEE Int. Solid-State Cir-cuits Conf. pp. 310-312, 2018.
|
16 |
X. Liu, H. K. Krishnamurthy, T. Na, S. Weng, K. Z. Ahmed, K. Ravichandran, J. Tschanz, and V. De, "A modular hybrid LDO with fast load-transient response and programmable PSRR in 14nm CMOS featuring dynamic clamp tuning and time-constant compensation," Dig. Tech. Paper, IEEE Int. Solid-State Circuits Conf. pp. 234-236, 2019.
|
17 |
J.-G. Kang, M.-G. Jeong, J. Park, and C. Yoo, "Time-based digital LDO regulator with fractionally controlled power tran-sistor strength and fast transient response," Proc. IEEE Asian Solid-State Circuits Conf. pp. 45-46, 2019.
|