• Title/Summary/Keyword: unified architecture

Search Result 369, Processing Time 0.032 seconds

A constitutive model for confined concrete in composite structures

  • Shi, Qing X.;Rong, Chong;Zhang, Ting
    • Steel and Composite Structures
    • /
    • v.24 no.6
    • /
    • pp.689-695
    • /
    • 2017
  • The constitutive relation is an important factor in analysis of confined concrete in composite structures. In order to propose a constitutive model for nonlinear analysis of confined concrete, lateral restraint mechanism of confined concrete is firstly analyze to study the generalities. As the foundation of the constitutive model, peak stress and peak strain is the first step in research. According to the generalities and the Twin Shear Unified Strength Theory, a novel unified equation for peak stress and peak strain are established. It is well coincident with experimental results. Based on the general constitutive relations and the unified equation for peak stress and peak strain, we propose a unified and convenient constitutive model for confined concrete with fewer material parameters. Two examples involved with steel tube confined concrete and hoop-confined concrete are considered. The proposed constitutive model coincides well with the experimental results. This constitutive model can also be extended for nonlinear analysis to other types of confined concrete.

Study on the character of architecture remains in Gwangmyeong-dong site, Geongju (경주 광명동유적 건물지의 성격에 대하여)

  • Kim, Kwang-Su
    • Journal of architectural history
    • /
    • v.23 no.5
    • /
    • pp.37-45
    • /
    • 2014
  • It was identified by the excavation that architecture remains were confirmed buddhist temple consist of ruins of main building of a temple, auditorium site, ruins of stone pagoda, embankment, pedestrian Facilities and drainage etc. in the Gwangmyeong-dong site. The site has been held temple arrangement with 1 main building of a temple, twin Pagodas from the Unified Silla period to Goryeo dynasty. The temple constructed after that was destroyed the architecture in the Unified Silla period. It seems that aristocrat or royalty power of within group of the nearby remains of city which was constructed in the Unified Silla period build and visit the temple. Considering there are excavations, it assumes that the temple had been constructed during the last days of the Unified Silla, was closed up during the mid-Goryeo Dynasty.

A unified systeolic array for computation of the 2D DCT/DST/DHT (2D DCT/DST/DHT 계산을 위한 단일화된 시스톨릭 어레이)

  • 반성범;박래홍
    • Journal of the Korean Institute of Telematics and Electronics B
    • /
    • v.33B no.2
    • /
    • pp.103-110
    • /
    • 1996
  • In this paper, we propose a unified systolic array for the computation of the 2D discrete cosine transform/discrete sine transform/discrete hartley transform (DCT/DST/DHT). The unified systeolic array for the 2D DCT/DST/DHT is a generalization of the unified systolic array for the 1D DCT/DST/DHT. In order to calculate the 2D transform, we compute 1D transforms along the row, transpose them, and obtain 1D transforms along the column. When we compare the proposed systolic array with the conventional method, our architecture exhibits a lot of advantages in terms of latency, throughput, and the number of PE's. The simulation results using very high speed integrated circuit hardware description language (VHDL), international standard language for hardware description, show the functional validity of the proposed architecture.

  • PDF

An implementation of a unified ALU in multi-core GPGPU based on SIMT architecture (SIMT 구조 기반 멀티코어 GPGPU의 통합 ALU 설계)

  • Kyung, Gyu-taek;Kwak, Jae-Chang;Lee, Kwang-yeob
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2013.10a
    • /
    • pp.540-543
    • /
    • 2013
  • This paper describes an implementation of a unified ALU on multi-core GPGPU based on SIMT architecture. Our unified ALU can operate conditional branch instructions, data movement instructions, integer arithmetic instructions and floating-point arithmetic instructions. Since multi-core GPGPU contains a lot of ALU for parallel processing of various types, the main point of this paper is to design the minimum size ALU by unifying similar processing of each operations on circit level. All instrunctions were tested by making a test program. And we compare this results with results of CPU operations to verify our ALU. Our unified ALU's gate size is approximately 20,000 and the maximum operation frequency is 430MHz.

  • PDF

Implementation of Integrated CPU-GPU for Efficient Uniform Memory Access Method and Verification System (CPU-GPU간 긴밀성을 위한 효율적인 공유메모리 접근 방법과 검증 시스템 구현)

  • Park, Hyun-moon;Kwon, Jinsan;Hwang, Tae-ho;Kim, Dong-Sun
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.11 no.2
    • /
    • pp.57-65
    • /
    • 2016
  • In this paper, we propose a system for efficient use of shared memory between CPU and GPU. The system, called Fusion Architecture, assures consistency of the shared memory and minimizes cache misses that frequently occurs on Heterogeneous System Architecture or Unified Virtual Memory based systems. It also maximizes the performance for memory intensive jobs by efficient allocation of GPU cores. To test between architectures on various scenarios, we introduce the Fusion Architecture Analyzer, which compares OpenMP, OpenCL, CUDA, and the proposed architecture in terms of memory overhead and process time. As a result, Proposed fusion architectures show that the Fusion Architecture runs benchmarks 55% faster and reduces memory overheads by 220% in average.

Design of VoIP System in Ubiquitous/Unified Communication Platform (유비쿼터스 통합 커뮤니케이션 플랫폼의 VoIP 시스템 설계)

  • Choi, Jae-Won
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.13 no.1
    • /
    • pp.134-144
    • /
    • 2009
  • The Ubiquitous/Unified Communication Platform supports various multimedia communication tools such as VoIP, Email, Unified Messaging, Instant Messaging, Web Conferencing, Audio/Video Communication etc. In this paper we introduced the main functions and architecture of the Unified Communication Platform and we researched on the function analysis and design of the VoIP System that supports PC-to-PBX/PSTN Phone and PBX/PSTN Phone-to-PC communications through the connectivity and interoperation with PSTN.

Design and Implementation of Unified Hardware for 128-Bit Block Ciphers ARIA and AES

  • Koo, Bon-Seok;Ryu, Gwon-Ho;Chang, Tae-Joo;Lee, Sang-Jin
    • ETRI Journal
    • /
    • v.29 no.6
    • /
    • pp.820-822
    • /
    • 2007
  • ARIA and the Advanced Encryption Standard (AES) are next generation standard block cipher algorithms of Korea and the US, respectively. This letter presents an area-efficient unified hardware architecture of ARIA and AES. Both algorithms have 128-bit substitution permutation network (SPN) structures, and their substitution and permutation layers could be efficiently merged. Therefore, we propose a 128-bit processor architecture with resource sharing, which is capable of processing ARIA and AES. This is the first architecture which supports both algorithms. Furthermore, it requires only 19,056 logic gates and encrypts data at 720 Mbps and 1,047 Mbps for ARIA and AES, respectively.

  • PDF

Real-Time Object Segmentation in Image Sequences (연속 영상 기반 실시간 객체 분할)

  • Kang, Eui-Seon;Yoo, Seung-Hun
    • The KIPS Transactions:PartB
    • /
    • v.18B no.4
    • /
    • pp.173-180
    • /
    • 2011
  • This paper shows an approach for real-time object segmentation on GPU (Graphics Processing Unit) using CUDA (Compute Unified Device Architecture). Recently, many applications that is monitoring system, motion analysis, object tracking or etc require real-time processing. It is not suitable for object segmentation to procedure real-time in CPU. NVIDIA provide CUDA platform for Parallel Processing for General Computation to upgrade limit of Hardware Graphic. In this paper, we use adaptive Gaussian Mixture Background Modeling in the step of object extraction and CCL(Connected Component Labeling) for classification. The speed of GPU and CPU is compared and evaluated with implementation in Core2 Quad processor with 2.4GHz.The GPU version achieved a speedup of 3x-4x over the CPU version.

A Study on identity of scape for Historical city, Gyeongju II - With a characteristic of landscape elements of Gyeongju in unified Silla period by Computer Graphic - (역사도시 경주의 경관정체성에 관한 연구 II - C.G.를 이용한 통일신라시대 경주의 경관요소 특성 연구를 통한 경관정체성 규명을 중심으로 -)

  • Hong, Sa-Chul
    • Journal of The Korean Digital Architecture Interior Association
    • /
    • v.11 no.2
    • /
    • pp.21-30
    • /
    • 2011
  • Urban scape of Gyeongju is overlapped by periods. So, a study of each Periodical urban scape is required to understanding the present urban scape. All it requires study is on account of different a characteristic and the meaning of the scape. Especially, unified Silla period was most flourished in all time, has Abundant image of urban scape, heavily influences present urban scape. The research was proceeded through the classifying the concept of Urban form and the basic ideology and adopting the representative landscape at that time with the literatures and maps, on Unified Silla Period. And then tried to find out the identity of landscape with the link between the concepts of the representative landscape and that of Urban form in chronological order. The identity of historical landscape in Gyeongju on Unified Silla Period from the result of research has been influenced on by the connection with natural environment, urban form revealed by grid, space organized by vigorously heading up the inside, and Buddhistic ideology and esthetics.

The Hardware Design of Integrated Security Core for IoT Devices (사물인터넷 기기를 위한 통합 보안 코어의 하드웨어 설계)

  • Gookyi, Dennis A.N.;Ryoo, Kwangki
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2017.10a
    • /
    • pp.584-586
    • /
    • 2017
  • In this paper we provide a unified crypto core that integrates lightweight symmetric cryptography and authentication. The crypto core implements a unified 128 bit key architecture of PRESENT encryption algorithm and a new lightweight encryption algorithm. The crypto core also consist of an authentication unit which neglects the use of hashing algorithms. Four algorithms are used for authentication which come from the Hopper-Blum (HB) and Hopper-Blum-Munilla-Penado (HB-MP) family of lightweight authentication algorithms: HB, HB+, HB-MP and HB-MP+. A unified architecture of these algorithms is implemented in this paper. The unified cryptosystem is designed using Verilog HDL, simulated with Modelsim SE and synthesized with Xilinx Design Suite 14.3. The crypto core synthesized to 1130 slices at 189Mhz frequency on Spartan6 FPGA device.

  • PDF