• Title/Summary/Keyword: tunneling oxide

Search Result 189, Processing Time 0.022 seconds

Analysis of Tunneling Current for Bottom Gate Voltage of Sub-10 nm Asymmetric Double Gate MOSFET (10 nm이하 비대칭 이중게이트 MOSFET의 하단 게이트 전압에 따른 터널링 전류 분석)

  • Jung, Hakkee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.19 no.1
    • /
    • pp.163-168
    • /
    • 2015
  • This paper analyzed the deviation of tunneling current for bottom gate voltage of sub-10 nm asymmetric double gate MOSFET. The asymmetric double gate MOSFET among multi gate MOSFET developed to reduce the short channel effects has the advantage to increase the facts to be able to control the channel current, compared with symmetric double gate MOSFET. The increase of off current is, however, inescapable if aymmetric double gate MOSFET has the channel length of sub-10 nm. The influence of tunneling current was investigated in this study as the portion of tunneling current for off current was calculated. The tunneling current was obtained by the WKB(Wentzel-Kramers-Brillouin) approximation and analytical potential distribution derived from Poisson equation. As a results, the tunneling current was greatly influenced by bottom gate voltage in sub-10 nm asymmetric double gate MOSFET. Especially it showed the great deviation for channel length, top and bottom gate oxide thickness, and channel thickness.

Investigation of Feasibility of Tunneling Field Effect Transistor (TFET) as Highly Sensitive and Multi-sensing Biosensors

  • Lee, Ryoongbin;Kwon, Dae Woong;Kim, Sihyun;Kim, Dae Hwan;Park, Byung-Gook
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.17 no.1
    • /
    • pp.141-146
    • /
    • 2017
  • In this letter, we propose the use of tunneling field effect transistors (TFET) as a biosensor that detects bio-molecules on the gate oxide. In TFET sensors, the charges of target molecules accumulated at the surface of the gate oxide bend the energy band of p-i-n structure and thus tunneling current varies with the band bending. Sensing parameters of TFET sensors such as threshold voltage ($V_t$) shift and on-current ($I_D$) change are extracted as a function of the charge variation. As a result, it is found that the performances of TFET sensors can surpass those of conventional FET (cFET) based sensors in terms of sensitivity. Furthermore, it is verified that the simultaneous sensing of two different target molecules in a TFET sensor can be performed by using the ambipolar behavior of TFET sensors. Consequently, it is revealed that two different molecules can be sensed simultaneously in a read-out circuit since the multi-sensing is carried out at equivalent current level by the ambipolar behavior.

Decrease of Interface Trap Density of Deposited Tunneling Layer Using CO2 Gas and Characteristics of Non-volatile Memory for Low Power Consumption (CO2가스를 이용하여 증착된 터널층의 계면포획밀도의 감소와 이를 적용한 저전력비휘발성 메모리 특성)

  • Lee, Sojin;Jang, Kyungsoo;Nguyen, Cam Phu Thi;Kim, Taeyong;Yi, Junsin
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.29 no.7
    • /
    • pp.394-399
    • /
    • 2016
  • The silicon dioxide ($SiO_2$) was deposited using various gas as oxygen and nitrous oxide ($N_2O$) in nowadays. In order to improve electrical characteristics and the interface state density ($D_{it}$) in low temperature, It was deposited with carbon dioxide ($CO_2$) and silane ($SiH_4$) gas by inductively coupled plasma chemical vapor deposition (ICP-CVD). Each $D_{it}$ of $SiO_2$ using $CO_2$ and $N_2O$ gas was $1.30{\times}10^{10}cm^{-2}{\cdot}eV^{-1}$ and $3.31{\times}10^{10}cm^{-2}{\cdot}eV^{-1}$. It showed $SiO_2$ using $CO_2$ gas was about 2.55 times better than $N_2O$ gas. After 10 years when the thin film was applied to metal/insulator/semiconductor(MIS)-nonvolatile memory(NVM), MIS NVM using $SiO_2$($CO_2$) on tunneling layer had window memory of 2.16 V with 60% retention at bias voltage from +16 V to -19 V. However, MIS NVM applied $SiO_2$($N_2O$) to tunneling layer had 2.48 V with 61% retention at bias voltage from +20 V to -24 V. The results show $SiO_2$ using $CO_2$ decrease the $D_{it}$ and it improves the operating voltage.

Effect of Ti Concentration on the Microstructure of Al and the Tunnel Magnetoresistance Behaviors of the Magnetic Tunnel Junction with a Ti-alloyed Al-oxide Barrier (Ti 첨가에 따른 Al 미세구조 변화 효과와 산화 TiAl 절연층을 갖는 자기터널접합의 자기저항 특성)

  • Song, Jin-Oh;Lee, Seong-Rae
    • Journal of the Korean Magnetics Society
    • /
    • v.15 no.6
    • /
    • pp.311-314
    • /
    • 2005
  • We investigated the composition dependence of the tunneling magnetoresistance (TMR) behavior and the stability of the magnetic tunnel junctions (MTJs) with TiAlOx barrier and the microstructural evolution of TiAl alloy films. The TMR ratio increased up to $49\%$ at $5.33\;at\%$ Ti. In addition, a significant tunneling magnetoresistance (TMR) value of $20\%$ was maintained after annealing at $450^{\circ}C$, and the breakdown voltage ($V_B$) of and 1.35 V were obtained in the MTJ with $5.33\;at\%$ Ti-alloyed AlOx barrier. These results were closely related to the enhanced quality of the barrier material microstructure in the pre-oxidation state. Ti alloying enhanced the barrier/electrode interface uniformity and reduced microstructural defects. These structural improvements enhanced not only the TMR effect but also the thermal and electrical stability of the MTJs.

Performance and SILC Characteristics of Flash Memory Cell With Ultra thin $N_2O$ Annealed Tunneling Oxide (초박막의 $N_2O$ 어닐링한 터널링 산화막을 갖는 Flash Memory Cell의 SILC 특성 및 성능)

  • Son, Jong-Hyoung;Chong, Jong-Wha
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.36D no.10
    • /
    • pp.1-8
    • /
    • 1999
  • In this paper, we have studies the transport mechanism and origin of SILC for the various thickness of wet oxide. Also, SILC characteristics of $N_2O$ annealed oxide was included in this study. We made the flash memory cell with $N_2O$ annealed oxide of 60Athick under $0.25{\mu}m$ design rule, and measured the characteristics of the cell. As a result, we have found that the origin of SILC is due to the trap formed inside of the oxide layer by electrical stress. And we reached the conclusion that the transport mechanism of SILC is ruled by the modified F-N tunneling if the electric field is lower than 8MV/cm or typical F-N tunneling if the electric field is higher than 8MV/cm. We could also confirm the fact that $N_2O$ annealed oxide of 60Athick have an improved resistance effect against SILC. In case that we apply $N_2O$ annealed oxide of 60Athick to the flash memory, we could confirm $10^6$ times endurance and more than 10 years drain disturb, and could get 8V programmable flash memory characteristics.

  • PDF

Electrical properties of sputtered vanadium oxide thin films in Al/$VO_x$/Al device structure (Al/$VO_x$/Al 소자 구조에서 스퍼터된 바나듐 산화막의 전기적 특성)

  • 박재홍;최용남;최복길;최창규;김성진
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2000.07a
    • /
    • pp.460-463
    • /
    • 2000
  • The current-voltage characteristics of the sandwich system at different annealing temperatures and different bias voltages have been studied. In order to prepare the Al/V$O_X$/Al sandwich devices structure, thin films of vanadium oxide(V$O_X$) was deposited by r.f. magnetron sputtering from $V_2$$O_5$ target in 10% gas mixture of argon and oxygen, and annealed during lhour at different temperatures in vacuum. Crystall structure, surface morphology, and thickness of films were characterized through XRD, SEM and I-V characteristics were measured by electrometer. The films prepared below 20$0^{\circ}C$ were amorphous, and those prepared above 300 $^{\circ}C$were polycrystalline. At low fields electron injected to conduction band of vanadium oxide and formed space charge, current was limited by trap. Conduction mechanism at mid fields due to Schottky emission, while at high fields it changed to Fowler-Nordheim tunneling effects.

  • PDF

Erasing characteristic improvement in SONOS type with engineered tunnel barrier (Engineered tunnel barrier를 갖는 SONOS 소자에서의 소거 속도 향상)

  • Park, Goon-Ho;You, Hee-Wook;Oh, Se-Man;Kim, Min-Soo;Jung, Jong-Wan;Lee, Young-Hie;Chung, Hong-Bay;Cho, Won-Ju
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2009.06a
    • /
    • pp.97-98
    • /
    • 2009
  • Tunneling barrier engineered charge trap flash (TBE-CTF) memory capacitor were fabricated using the tunneling barrier engineering technique. Variable oxide thickness (VARIOT) barrier and CRESTED barrier consisting of thin $SiO_2$ and $Si_3N_4$ dielectrics layers were used as engineered tunneling barrier. The charge trapping characteristic with different metal gates are also investigated. A larger memory window was achieved from the TBE-CTF memory with high workfunction metal gate.

  • PDF

Switching characteristics of the Scaled MONOS Nonvolatile Memory Devices (Scaled MONOS 비휘발성 기억소자의 스위칭 특성)

  • 이상배;김선주;이성배;강창수;서광열
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1995.05a
    • /
    • pp.54-57
    • /
    • 1995
  • This study is to investigate the switching charac-teritics in the5V-programmable scaled MONOS nonvolatile memory devices, Modified Folwer-Nordheim tunneling mechanism become important when the electric field in the tunneling oxide is 6 MV/cm for E$\_$OT/ <6MV/cm the trap-assisted tunneling mechanism is dominant, The density of nitride bulk trap is found to be N$\_$T/=7.7${\times}$10$\^$18/ cm$\^$-3/ and the energy level of trap is determined to be ø$\_$T/=0.65 eV.

  • PDF

Ambipolarity Factor of Tunneling Field-Effect Transistors (TFETs)

  • Jang, Jung-Shik;Choi, Woo-Young
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.11 no.4
    • /
    • pp.272-277
    • /
    • 2011
  • The ambipolar behavior of tunneling field-effect transistors (TFETs) has been investigated quantitatively by introducing a novel parameter: ambipolarity factor (${\nu}$). It has been found that the malfunction of TFET can result from the ambipolar state which is not on- or off- state. Therefore, the effect of ambipolar behavior on the device performance should be parameterized quantitatively, and this has been successfully evaluated as a function of device structure, gate oxide thickness, supply voltage, drain doping concentration and body doping concentration by using ${\nu}$.

Ultrathin Gate Oxide for ULSIMOS Device Applications

  • 황현상
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 1998.02a
    • /
    • pp.71-72
    • /
    • 1998
  • 반도체 집적 공정의 발달로 차세대 소자용으로 30 A 이하의 극 박막 Si02 절연막이 요구되고 있으며, 현재 제품으로 50-70 A 두께의 절연막을 사용한 것이 발표되고 있다. 절연막의 두께가 앓아질수록 많은 문제가 발생할 수 있는데 그 예로 절연막의 breakdo때둥에 의한 신뢰성 특성의 악화, 절연막올 통한 direct tunneling leakage current, boron풍의 dopant 침투로 인한 소자 특성 ( (Threshold Voltage)의 불안, 전기적 stress하에서의 leakage current증가와 c charge-trap 및 피terface s쩌.te의 생성으로 인한 소자 특성의 변화 둥으로 요약 된다. 절연막의 특성올 개선하기 위해 여러 가지 새로운 공정들이 제안되었다. 그 예로, Nitrogen올 Si/Si02 계면에 doping하여 절연막의 특성을 개선하는 방법 으로 고온 열처 리 를 NH3, N20, NO 분위 기 에서 실시 하거 나, polysilicon 또는 s silicon 기판에 nitrogen올 이온 주입하여 열처리 하는 방법, 그리고 Plasma분 위기에서 Nitrogen 함유 Gas를 이용하여 nitrogen을 doping시키는 방법 둥이 연구되고 있다. 또한 Oxide cleaning 후 상온에서 성장되는 oxide를 최소화 하여 절연막의 특성올 개선하기 위하여 LOAD-LOCK을 이용하는 방법, C뼈피ng 공정의 개선올 통한 contamination 감소와 silicon surface roughness 감소 로 oxide 신뢰성올 개선하는 방법 둥이 있다. 구조적 인 측면 에 서 는 Polysilicon 의 g없n size 를 최 적 화하여 OxideIPolysilicon 의 계면 특성올 개선하는 연구와 Isolation및 Gate ETCH공정이 절연막의 특성에 미 치 는 영 향도 많이 연구되 고 있다 .. Plasma damage 가 Oxide 에 미 치 는 효과 를 제어하는 방법과 Deuterium열처리 퉁올 이용하여 Hot electron Stress하에서 의 MOS 소자의 Si/Si02 계면의 신뢰성을 개선하고 있다. 또한 극 박막 전연막의 신뢰성 특성올 통계적 분석올 통하여 사용 가능한 수명 올 예 측 하는 방법 과 Direct Tunneling Leakage current 를 고려 한 허 용 가농 한 동작 전 압 예측 및 Stress Induced Leakage Current 둥에 관해서 도 최 근 활발 한 연구가 진행되고 있다.

  • PDF