• Title/Summary/Keyword: total harmonic distortion

Search Result 416, Processing Time 0.028 seconds

Analog multiplier using operational amplifier

  • Petchmaneelumka, Wandee;Songsataya, Kiettiwan;Riewruja, Vanchai;Julsereewong, Prasit
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2005.06a
    • /
    • pp.868-871
    • /
    • 2005
  • In this article, presents an analog multiplier using a general-purpose operational amplifier (opamp). The realization method is based on the quarter-square technique, which utilize the square-law characteristic of the class AB output stage of the opamp. The experimental results verifying the proposed multiplier performances are also included. The linearity error and the total harmonic distortion is about 0.8% and 1.6%, respectively.

  • PDF

Decision of Modulation Index of Current-Source TPWM Inverter for Minimization of Speed Ripple and Position Error (속도맥동 및 위치오차를 최소로 하는 전류원 TPWM 인버터의 변조도 결정)

  • 구본호;권우현;김수중
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.26 no.11
    • /
    • pp.1819-1828
    • /
    • 1989
  • In this paper, we determined the modulation index for minimization of speed ripple and position error using maximum speed ripple (SRF) and maximum position error(PEF) in current source TPWM inverter. Through computer simulation, we compared with total current harmonic distortion, SRF and PEF for square wave modulation method and TPWM method. As a result, it turns out that square wave modulation method is superior to TPWM method of 3 pulses per half cycle in speed ripple and position error contents. And TPWM is better than square wave method when pulse number is more than 5. Also, in these pulse numbers, moduladtion index of minimum speed ripple and munimum position error is 0.91.

  • PDF

A Novel Control Strategy for Input-Parallel-Output-Series Inverter System

  • Song, Chun-Wei;Zhao, Rong-Xiang;Lin, Wang-Qing;Zeng, Zheng
    • Journal of international Conference on Electrical Machines and Systems
    • /
    • v.1 no.2
    • /
    • pp.85-90
    • /
    • 2012
  • This paper presents a topology structure and control method for an input-parallel-output-series(IPOS) inverter system which is suitable for high input current, high output voltage, and high power applications. In order to ensure the normal operation of the IPOS inverter system, the control method should achieve input current sharing(ICS) and output voltage sharing(OVS) among constituent modules. Through the analysis in this paper, ICS is automatically achieved as long as OVS is controlled. The IPOS inverter system is controlled by a three-loop control system which is composed of an outer common-output voltage loop, inner current loops and voltage sharing loops. Simulation results show that this control strategy can achieve low total harmonic distortion(THD) in the system output voltage, fast dynamic response, and good output voltage sharing performance.

A High Performance Three-Phase Telecom Supply Incorporating a HF Switched Mode Rectifier with a Phase Shifted PWM Controller

  • Shahani, Arushi;Singh, Bhim;Bhuvaneshwari, G.
    • Journal of Power Electronics
    • /
    • v.10 no.3
    • /
    • pp.219-227
    • /
    • 2010
  • Telecom supplies need to conform to low Total Harmonic Distortion (THD) and high Power Factor (PF) as per IEC 61000-3-2 and IEEE 519-1992 standards. These high rating power supplies use a three phase utility in which low THD and high PF are realized via various passive and active wave shaping schemes. In this paper, a new design for three phase telecom power supplies is presented with circuit parameter values optimized for high performance in terms of a low THD, high PF, low ripple and high line and load regulation using a suitable combination of various strategies. The performance of the power supply is validated by extensive simulations.

A Study on the Adaptive Single Pole Auto-Reclosure Techniques for Transmission Lines Based on Discrete Fourier Transform (DFT를 이용한 송전선로 적응적 단상재폐로 방안에 관한 연구)

  • Radojevic, Zoran;Kang, Seung-Ho;Park, Jang-Soo
    • Proceedings of the KIEE Conference
    • /
    • 2002.07a
    • /
    • pp.166-168
    • /
    • 2002
  • This paper presents a new numerical algorithm suitable for defining recloser reclaims time and blocking automatic reclosing during permanent faults on overhead lines. It is based on terminal voltage input data processing. The decision if it is safe or not to reclose is determined from the voltage signal of faulted and tripped line phase using Total Harmonic Distortion factor calculated by Discrete Fourier Transform. The algorithm was successfully tested using signals recorded on the real power system. The tests demonstrate the ability of presented algorithm to determine the secondary arc extinction time and to block unsuccessful automatic reclosing of HV lines with permanent fault.

  • PDF

Development of a Loss of Mains Detection Method for Distributed Resources (분산 전원의 고립 운전 검출 기법 개발)

  • Jang, S.I.;Kim, K.H.
    • Proceedings of the KIEE Conference
    • /
    • 2001.05a
    • /
    • pp.42-45
    • /
    • 2001
  • The islanding protection for distributed resources (DR) becomes an important and emerging issue in power system protection since the distributed generator installations are rapidly increasing and most of the installed systems are interconnected with distribution network. In order to avoid the negative impacts on distributed network resulting from islanding operations of DR, it is necessary to detect the loss of mains (LOM) effectively. This paper presents a new LOM detection method using the rate of change in total harmonic distortion (THD) of current. The proposed method effectively detects LOM of the DR unit operating in parallel with the distribution network. We also verified the efficiency of the proposed method using the radial distribution network of IEEE 34 bus model.

  • PDF

Development of discharge lamp ballast for wave improvement (파형개선을 위한 방전등 안정기 개발)

  • Lee, O.K.;Song, D.S.;Kim, T.W.;Lee, J.T.;Song, H.S.;Kim, J.G.
    • Proceedings of the KIEE Conference
    • /
    • 2000.07e
    • /
    • pp.85-88
    • /
    • 2000
  • This paper was development a discharge lamp ballast in order to wave improvement of high power factor and high efficiency. The discharge lamp ballast consists of a power factor correction circuit and a correction circuit on switching frequency of inverter. Instead of passive power factor circuit, active power factor circuit is adopted. Because it has the advantage of size, weight, total harmonic distortion, out DC voltage regulation, and power factor. The power factor circuit with MG34262 is controlled by variable frequency discontinuous mode. Results experiments, discharge lamp ballast is showed to have excellent for the proposed electronic ballast's operation and characteristics.

  • PDF

Reduction of Components in New Family of Diode Clamp Multilevel Inverter Ordeal to Induction Motor

  • Angamuthu, Rathinam;Thangavelu, Karthikeyan;Kannan, Ramani
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.16 no.1
    • /
    • pp.58-69
    • /
    • 2016
  • This paper describes the design and implementation of a new diode clamped multilevel inverter for variable frequency drive. The diode clamp multilevel inverter has been widely used for low power, high voltage applications due to its superior performance. However, it has some limitations such as increased number of switching devices and complex PWM control. In this paper, a new topology is proposed. New topology requires only (N-1) switching devices and (N-3) clamping diodes compared to existing topology. A modified APO-PWM control method is used to generate gate pulses for inverter. The proposed inverter topology is coupled with single phase induction motor and its performance is tested by MATLAB simulation. Finally, a prototype model has built and its performance is tested with single phase variable frequency drive.

A Design of LC-tuned Sinusoidal VCOs Using OTA-C Active Inductors

  • Chung, Won-Sup;Son, Sang-Hee
    • Journal of IKEEE
    • /
    • v.11 no.3
    • /
    • pp.122-128
    • /
    • 2007
  • Sinusoidal voltage-controlled oscillators (VCOs) based on Colpitts and Hartley oscillators are presented. They consist of a LC parallel-tuned circuit connected in a negative-feedback loop with an OTA-R amplifier and two diode limiters, where the inductor is simulated one realized with temperature-stable linear operational transconductance amplifiers (OTAs) and a grounded capacitor. Prototype VCOs are built with discrete components. The Colpitts VCO exhibits less than 1% nonlinearity in its current-to-frequency transfer characteristic from 4.2 to 21.7 MHz and ${\pm}$95 ppm/$^{\circ}C$ temperature drift of frequency over 0 to $70^{\circ}C$. The total harmonic distortion (THD) is as low as 2.92% with a peak-to-peak amplitude of 0.7 V for a frequency-tuning range of 10.8-32 MHz. The Hartley VCO has the temperature drift and THD of two times higher than those of the Colpitts VCO.

  • PDF

Optimal Design of an In-Wheel Permanent Magnet Synchronous Motor Using a Design of Experiment and Kriging Model (크리깅 기법을 이용한 휠인 영구자석 동기전동기의 최적 설계)

  • Jang, Eun-Young;Hwang, Kyu-Yun;Rhyu, Se-Hyun;Kwon, Byung-Il
    • Proceedings of the KIEE Conference
    • /
    • 2008.07a
    • /
    • pp.852-853
    • /
    • 2008
  • This paper proposes an optimal design method for the shape optimization of the permanent magnets (PM) of an in-wheel permanent magnet synchronous motor (PMSM) to reduce the cogging torque considering a total harmonic distortion (THD) and a root mean square (RMS) value of back-EMF. In this method, the Kriging model based on a design of experiment (DOE) is applied to interpolate the objective function in the spaces of design parameters. The optimal design method for the PM of an in-wheel PMSM has to consider multi-variable and multi-objective functions. The developed design method is applied to the optimization for the PM of an in-wheel PMSM.

  • PDF