• Title/Summary/Keyword: system LSI

Search Result 135, Processing Time 0.021 seconds

Inductorless 8.9 mW 25 Gb/s 1:4 DEMUX and 4 mW 13 Gb/s 4:1 MUX in 90 nm CMOS

  • Sekiguchi, Takayuki;Amakawa, Shuhei;Ishihara, Noboru;Masu, Kazuya
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.10 no.3
    • /
    • pp.176- 184
    • /
    • 2010
  • A low-power inductorless 1:4 DEMUX and a 4:1 MUX for a 90 nm CMOS are presented. The DEMUX can be operated at a speed of 25 Gb/s with the power supply voltage of 1.05 V, and the power consumption is 8.9 mW. The area of the DEMUX core is $29\;{\times}\;40\;{\mu}m^2$. The operation speed of the 4:1 MUX is 13 Gb/s at a power supply voltage of 1.2 V, and the power consumption is 4 mW. The area of the MUX core is $30\;{\times}\;18\;{\mu}m^2$. The MUX/DEMUX mainly consists of differential pseudo-NMOS. In these MUX/DEMUX circuits, logic swing is nearly rail-to-rail, and a low $V_{dd}$. The component circuit is more scalable than a CML circuit, which is commonly used in a high-performance MUX/DEMUX. These MUX/DEMUX circuits are compatible with conventional CMOS logic circuit, and it can be directly connected to CMOS logic gates without logic level conversion. Furthermore, the circuits are useful for core-to-core interconnection in the system LSI or chip-to-chip communication within a multi-chip module, because of its low power, small footprint, and reasonable operation speed.

Substrate-bias voltage generator for leakage power reduction of digital logic circuits operating at low supply voltage (초저전압 구동 논리 회로의누설 전류 억제를 위한 기판 전압 발생회로)

  • Kim Gil-Su;Kim Hyung-Ju;Park Sang-Soo;Yoo Jae-Tack;Ki Hoon-Jae;Kim Soo-Won
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.1 s.343
    • /
    • pp.1-6
    • /
    • 2006
  • This paper proposes substrate-bias voltage generator to reduce leakage power consumption of digital logic circuits operating at supply voltage of 0.5V. Proposed substrate-bias voltage generator is composed of VSS and VBB generator. The former circuit produces negative voltage and supplies its output voltage for VBB generator. As a result VBB generator develops much lower negative voltage than that of conventional one. Proposed circuit is fabricated using 0.18um 1Poly-6Metal CMOS process and measurement result demonstrated stable operation with substrate-bias voltage of -0.95V.

Latent Semantic Indexing Analysis of K-Means Document Clustering for Changing Index Terms Weighting (색인어 가중치 부여 방법에 따른 K-Means 문서 클러스터링의 LSI 분석)

  • Oh, Hyung-Jin;Go, Ji-Hyun;An, Dong-Un;Park, Soon-Chul
    • The KIPS Transactions:PartB
    • /
    • v.10B no.7
    • /
    • pp.735-742
    • /
    • 2003
  • In the information retrieval system, document clustering technique is to provide user convenience and visual effects by rearranging documents according to the specific topics from the retrieved ones. In this paper, we clustered documents using K-Means algorithm and present the effect of index terms weighting scheme on the document clustering. To verify the experiment, we applied Latent Semantic Indexing approach to illustrate the clustering results and analyzed the clustering results in 2-dimensional space. Experimental results showed that in case of applying local weighting, global weighting and normalization factor, the density of clustering is higher than those of similar or same weighting schemes in 2-dimensional space. Especially, the logarithm of local and global weighting is noticeable.

Design of Multipliers Optimized for CNN Inference Accelerators (CNN 추론 연산 가속기를 위한 곱셈기 최적화 설계)

  • Lee, Jae-Woo;Lee, Jaesung
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.25 no.10
    • /
    • pp.1403-1408
    • /
    • 2021
  • Recently, FPGA-based AI processors are being studied actively. Deep convolutional neural networks (CNN) are basic computational structures performed by AI processors and require a very large amount of multiplication. Considering that the multiplication coefficients used in CNN inference operation are all constants and that an FPGA is easy to design a multiplier tailored to a specific coefficient, this paper proposes a methodology to optimize the multiplier. The method utilizes 2's complement and distributive law to minimize the number of bits with a value of 1 in a multiplication coefficient, and thereby reduces the number of required stacked adders. As a result of applying this method to the actual example of implementing CNN in FPGA, the logic usage is reduced by up to 30.2% and the propagation delay is also reduced by up to 22%. Even when implemented with an ASIC chip, the hardware area is reduced by up to 35% and the delay is reduced by up to 19.2%.

Analysis of Spatial Changes in the Forest Landscape of the Upper Reaches of Guem River Dam Basin according to Land Cover Change (토지피복변화에 따른 금강 상류 댐 유역 산림 경관의 구조적 변화 분석)

  • Kyeong-Tae Kim;Hyun-Jung Lee;Whee-Moon Kim;Won-Kyong Song
    • Korean Journal of Environment and Ecology
    • /
    • v.37 no.4
    • /
    • pp.289-301
    • /
    • 2023
  • Forests within watersheds are essential in maintaining ecosystems and are the central infrastructure for constructing an ecological network system. However, due to indiscriminate development projects carried out over past decades, forest fragmentation and land use changes have accelerated, and their original functions have been lost. Since a forest's structural pattern directly impacts ecological processes and functions in understanding forest ecosystems, identifying and analyzing change patterns is essential. Therefore, this study analyzed structural changes in the forest landscape according to the time-series land cover changes using the FRAGSTATS model for the dam watershed of the Geum River upstream. Land cover changes in the dam watershed of the Geum River upstream through land cover change detection showed an increase of 33.12 square kilometers (0.62%) of forests and 67.26 square kilometers (1.26%) of urbanized dry areas and a decrease of 148.25 square kilometers (2.79%) in agricultural areas from the 1980s to the 2010s. The results of no-sampling forest landscape analysis within the watershed indicated landscape percentage (PLAND), area-weighted proximity index (CONTIG_AM), average central area (CORE_MN), and adjacency index (PLADJ) increased, and the number of patches (NP), landscape shape index (LSI), and cohesion index (COHESION) decreased. Identification of structural change patterns through a moving window analysis showed the forest landscape in Sangju City, Gyeongsangbuk Province, Boeun County in Chungcheongbuk Province, and Jinan Province in Jeollabuk Province was relatively well preserved, but fragmentation was ongoing at the border between Okcheon County in Chungcheongbuk Province, Yeongdong and Geumsan Counties in Chungcheongnam Province, and the forest landscape in areas adjacent to Muju and Jangsu Counties in Jeollabuk Province. The results indicate that it is necessary to establish afforestation projects for fragmented areas when preparing a future regional forest management strategy. This study derived areas where fragmentation of forest landscapes is expected and the results may be used as basic data for assessing the health of watershed forests and establishing management plans.