참고문헌
- D. H. Kim, S. Mukhopadhyay, and S. K. Lim, “TSV-aware interconnect length and power prediction for 3D stacked ICs,” Proc.International Interconnect Technology Conf., pp.26-28, 2009.
- M. Anis, M. Allam, and M. Elmasry, “Impact of technology scaling on CMOS logic styles,” IEEE Trans. Circuits Syst. II, Vol.49, No.8, pp.577-588, Aug., 2002. https://doi.org/10.1109/TCSII.2002.805631
- M. Yamashina and H. Yamada, “An MOS current mode logic (MCML) circuit for low-power sub-GHz processors,” IEICE Trans.Electron., Vol. E75-C, No.10, pp.1181-1187, Oct., 1992.
- Y. Liu, J. Quan, H. Yang, and H. Wang, “MOS current mode logic circuits: Design consideration in high-speed low-power applications and its future trend, a tutorial,” International J. High Speed Electronics and Systems, Vol.15, No.3, pp.599-614, Sep., 2005. https://doi.org/10.1142/S0129156405003351
- A. Mineyama, T. Suzuki, H. Ito, S. Amakawa, N. Ishihara, and K. Masu, “A 20 Gb/s 1:4 DEMUX with near-rail-to-rail logic swing in 90 nm CMOS process,” IEEE International Workshop Series on Signal Integrity and High-Speed Interconnects, pp.119-122, Feb., 2009.
- K. Kanda, D. Yamazaki, T. Yamamoto, M. Horinaka, J. Ogawa, H.Tamura, and H. Onodera, “40 Gb/s 4:1 MUX/1:4 DEMUX in 90 nm standard CMOS,” ISSCC Dig. Tech. Papers, pp.152-153, Feb., 2005.
- K. Kanda, D. Yamazaki, T. Yamamoto, M. Horinaka, J. Ogawa, H. Tamura, and H. Onodera, “40 Gb/s 4:1 MUX/1:4 DEMUX in 90 nm standard CMOS technology,” IEICE Tech. Rep., VLD2005- 55, pp.7-14, 2005 (in Japanese).
- J. P. Uyemura, CMOS Logic Circuit Design, Kluwer Academic Publishers, 2001.
- W. J. Dally and J. W. Poulton, Digital Systems Engineering Cambridge University Press, 1998.
- H.-D.Wohlmuth, D.Kehrer, “A high sensitivity static 2:1 frequency divider up to 27 GHz in 120 nm CMOS,” European Solid-State Circuits Conference, pp.823-826, Sep., 2002.
-
A. Tanabe, M. Umetani, I. Fujiwara, T. Ogura, K.
Kataoka, M. Okihara, H. Sakuraba, T. Endoh, and
F. Masuoka, “A 10 Gb/s demultiplexer IC in 0.18
${\mu}m$ CMOS using current mode logic with tolerance to the threshold voltage fluctuation,” ISSCC Dig. Tech. Papers, pp.62-63, Feb., 2000. -
B.-G. Kim, L.-S. Kim, S. Byun, and H.-K. Yu, “A
20 Gb/s 1:4 DEMUX without inductors in 0.13
${\mu}m$ CMOS,” ISSCC Dig. Tech. Papers, pp.528-529, Feb., 2006. - D. Kehrer, H.-D. Wohlmuth, H. Knapp, M. Wurzer, and A. L. Scholtz, “40-Gb/s 2:1 multiplexer and 1:2 demultiplexer in 120-nm standard CMOS,” ISSCC Dig. Tech. Papers, pp.344-345, Feb., 2003.
-
D. Kehrer and H.D.Wohlmuth., “30-Gb/s 70-mW
One-Stage 4:1 Multiplexer in 0.13
${\mu}m$ CMOS,” IEEE J. Solid-State Circuits, pp.1140-1147, 2004. https://doi.org/10.1109/JSSC.2004.829397 -
J. Lee, J.Y. Ding, and T.Y. Cheng., “A 20-Gb/s 2-to-1 MUX and a 40-GHz VCO in 0.18-
${\mu}m$ CMOS Technology,” VLSI Circuits Dig. Tech. Papers, pp.136-139, 2005. - D. Kehrer, H.D. Wohlmuth, C. Kienmayer, and A. Scholtz., “A 1 V Monolithic Transformer-Coupled 30-Gb/s 2:l Multiplexer in 120 nm CMOS,” IEEE MTT-S Int. Microwave Symp. Dig., pp.2261-2264, 2003.
- S. Henzler and S. Koeppe, “Design and application of power optimized high-speed CMOS frequency dividers,” IEEE Trans. VLSI Syst., Vol.16, No.11, pp.1513-1520, Nov., 2008. https://doi.org/10.1109/TVLSI.2008.2001136
피인용 문헌
- 1.2–17.6 GHz Ring-Oscillator-Based Phase-Locked Loop with Injection Locking in 65 nm Complementary Metal Oxide Semiconductor vol.51, pp.2, 2012, https://doi.org/10.1143/JJAP.51.02BE03
- nm CMOS vol.2013, pp.1687-5834, 2013, https://doi.org/10.1155/2013/584341