• Title/Summary/Keyword: switches

Search Result 1,789, Processing Time 0.028 seconds

A Study on the Development and Testing of Ringer Injection IoT System (링거 주입 IoT 시스템 개발 및 시험에 관한 연구)

  • Cho, Chung-Ho
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.14 no.4
    • /
    • pp.787-796
    • /
    • 2019
  • In this paper, we propose the design and test measure of Ringer injection IoT system for controling the ringer injection status and notifying the server system of the collected status informations such as the completion of injection, the remaining liquid, the injection status, and the emergency alarming of the urgent patients. We design the circuit diagrams composed of linger injection sensors, switches, status indicators, wireless communication functionalities, and propose the controlling and monitoring algorithms for sensing the linger injection status and notifying the collected status informations to a server system. Furthermore, we derive the testing criteria, such as linger liquid sensing time, sensing distance, operating temperature, input power, power consumption, and wireless communication speed, and analyze the test results.

Design of Fractional-N Digital PLL for IoT Application (IoT 어플리케이션을 위한 분수분주형 디지털 위상고정루프 설계)

  • Kim, Shinwoong
    • Journal of IKEEE
    • /
    • v.23 no.3
    • /
    • pp.800-804
    • /
    • 2019
  • This paper presents a dual-loop sub-sampling digital PLL for a 2.4 GHz IoT applications. The PLL initially performs a divider-based coarse lock and switches to a divider-less fine sub-sampling lock. It achieves a low in-band phase noise performance by enabling the use of a high resolution time-to-digital converter (TDC) and a digital-to-time converter (DTC) in a selected timing range. To remove the difference between the phase offsets of the coarse and fine loops, a phase offset calibration scheme is proposed. The phase offset of the fine loop is estimated during the coarse lock and reflected in the coarse lock process, resulting in a smooth transition to the fine lock with a stable fast settling. The proposed digital PLL is designed by SystemVerilog modeling and Verilog-HDL and fully verified with simulations.

Design of Tightly Coupled INS/DVL/RPM Integrated Navigation System (강결합 방식의 INS/DVL/RPM 복합항법시스템 설계)

  • Yoo, Tae-Suk;Kim, Moon-Hwan;Yoon, Seon-Il;Kim, Dae-Joong
    • Journal of Ocean Engineering and Technology
    • /
    • v.33 no.5
    • /
    • pp.470-478
    • /
    • 2019
  • Because the global positioning system (GPS) is not available in underwater environments, an inertial navigation system (INS)/doppler velocity log (DVL) integrated navigation system is generally implemented. In general, an INS/DVL integrated system adopts a loosely coupled method. However, in this loosely coupled method, although the measurement equation for the filter design is simple, the velocity of the body frame cannot be accurately measured if even one of the DVL transducer signals is not received. In contrast, even if only one or two velocities are measured by the DVL transducers, the tightly coupled method can utilize them as measurements and suppress the error increase of the INS. In this paper, a filter was designed to regenerate the measurements of failed transducers by taking advantage of the tightly coupled method. The regenerated measurements were the normal DVL transducer measurements and the estimated velocity in RPM. In order to effectively estimate the velocity in RPM, a filter was designed considering the effects of the tide. The proposed filter does not switch all of the measurements to RPM if the DVL transducer fails, but only switches information from the failed transducer. In this case, the filter has the advantage of being able to be used as a measurement while continuously estimating the RPM error state. A Monte Carlo simulation was used to determine the performance of the proposed filters, and the scope of the analysis was shown by the standard deviation ($1{\sigma}$, 68%). Finally, the performance of the proposed filter was verified by comparison with the conventional tightly coupled method.

A Robust Harmonic Compensation Technique using Digital Lock-in Amplifier under the Non-Sinusoidal Grid Voltage Conditions for the Single Phase Grid Connected Inverters (디지털 록인 앰프를 이용한 비정현 계통 전압 하에서 강인한 단상계통 연계 인 버터용 고조파 보상법)

  • Khan, Reyyan Ahmad;Ashraf, Muhammad Noman;Choi, Woojin
    • Proceedings of the KIPE Conference
    • /
    • 2018.11a
    • /
    • pp.95-97
    • /
    • 2018
  • The power quality of Single Phase Grid-Connected Inverters (GCIs) has received much attention with the increasing number of Distributed Generation (DG) systems. However, the performance of single phase GCIs get degraded due to several factors such as the grid voltage harmonics, the dead time effect, and the turn ON/OFF of the switches, which causes the harmonics at the output of GCIs. Therefore, it is not easy to satisfy the harmonic standards such as IEEE 519 and P1547 without the help of harmonic compensator. To meet the harmonic standards a certain kind of harmonic controller needs to be added to the current control loop to effectively mitigate the low order harmonics. In this paper, the harmonic compensation is performed using a novel robust harmonic compensation method based on Digital Lock-in Amplifier (DLA). In the proposed technique, DLAs are used to extract the amplitude and phase information of the harmonics from the output current and compensate it by using a simple PI controller in the feedforward manner. In order to show the superior performance of the proposed harmonic compensation technique, it is compared with those of conventional harmonic compensation methods in terms of the effectiveness of harmonic elimination, complexity, and implementation. The validity of the proposed harmonic compensation techniques for the single phase GCIs is verified through the experimental results with a 5kW single phase GCI. Index Terms -Single Phase Grid Connected Inverter (SPGCI), Harmonic Compensation Method, Total Harmonic Distortion (THD) and Harmonic Standard.

  • PDF

Investigations of Multi-Carrier Pulse Width Modulation Schemes for Diode Free Neutral Point Clamped Multilevel Inverters

  • Chokkalingam, Bharatiraja;Bhaskar, Mahajan Sagar;Padmanaban, Sanjeevikumar;Ramachandaramurthy, Vigna K.;Iqbal, Atif
    • Journal of Power Electronics
    • /
    • v.19 no.3
    • /
    • pp.702-713
    • /
    • 2019
  • Multilevel Inverters (MLIs) are widely used in medium voltage applications due to their various advantages. In addition, there are numerous types of MLIs for such applications. However, the diode-less 3-level (3L) T-type Neutral Point Clamped (NPC) MLI is the most advantageous due to its low conduction losses and high potential efficiency. The power circuit of a 3L T-type NPC is derived by the conventional two level inverter by a slight modification. In order to explore the MLI performance for various Pulse Width Modulation (PWM) schemes, this paper examines the operation of a 3L (five level line to line) T-type NPC MLI for various types of Multi-Carriers Pulse Width Modulation (MCPWM) schemes. These PWM schemes are compared in terms of their voltage profile, total harmonic distortion (THD) and conduction losses. In addition, a 3L T-type NPC MLI is also compared with the conventional NPC in terms of number of switches, clamping diodes, main diodes and capacitors. Moreover, the capacitor-balancing problem is also investigated using the Neutral Point Fluctuation (NPF) method with all of the MCPWM schemes. A 1kW 3L T-type NPC MLI is simulated in MATLAB/Simulink and implemented experimentally and its performance is tested with a 1HP induction motor. The results indicate that the 3L T-type NPC MLI has better performance than conventional NPC MLIs.

IEC 61850 Based IoT Gateway Platform for Interworking to Microgrid Operational System (마이크로그리드 운영 시스템 연계를 위한 IEC 61850 기반 IoT 게이트웨이 플랫폼)

  • Park, Jeewon;Song, ByungKwen;Shin, InJae
    • KEPCO Journal on Electric Power and Energy
    • /
    • v.4 no.2
    • /
    • pp.67-73
    • /
    • 2018
  • There are many types of power facilities such as transformers, switches, and energy storage devices in the micro grid environment. However, with the development of IoT technology, opportunities to acquire sensor information such as temperature, pressure, and humidity are provided. In the existing micro grid environment, the communication protocols such as MMS transport protocol in IEC 61850 standard is applied in accordance with the integrated operation between the power facilities and the platform. Therefore, to accommodate IoT data, a gateway technology that can link IoT data to a data collection device (FEP) based on IEC 61850 is required. In this paper, we propose IEC 61850 based IoT gateway platform prototype for microgrid operating system linkage. The gateway platform consists of an IoT protocol interface module (MQTT, CoAP, AMQP) and database, IEC 61850 server. For databases, We used open source based NoSQL databases, Hbase and MongoDB, to store JSON data. We verified the interoperability between the IoT protocol and the IEC 61850 protocol using Sisco's MMS EASY Lite.

An Analytical Traffic Model of Control Plane and Application Plane in Software-Defined Networking based on Queuing Theory (대기행렬 이론 기반 SDN 제어 평면 및 응용 평면의 트래픽 성능 분석 모델)

  • Lee, Seungwoon;Roh, Byeong-hee
    • The Journal of Korean Institute of Next Generation Computing
    • /
    • v.15 no.4
    • /
    • pp.80-88
    • /
    • 2019
  • Software Defined Networking (SDN) is the future network paradigm of decoupling control and data functions. In SDN structure, it is hard to address scalability in case of large-scale networks because single controller managed thousands of switches in a centralized fashion. Most of previous studies have focused on horizontal scalability, where distributed controllers are assigned to network devices. However, they have abstracted the control plane and the application plane into a single controller. The layer of the common SDN architecture is divided into data plane, control plane, and application plane, but the control plane and application plane have been modeled as a single controller although they are logically separated. In this paper, we propose a analytical traffic model considering the both application plane and control plane based on queuing theory. This model can be used to address scalability issues such as controller placement problem without complicated simulations.

Design of a 12-bit, 10-Msps SAR A/D Converter with different sampling time applied to the bit-switches within C-DAC (C-DAC 비트 스위치에 다른 샘플링 시간을 인가하는 12-bit, 10-Msps SAR A/D 변환기 설계)

  • Shim, Minsoo;Yoon, Kwangsub;Lee, Jonghwan
    • Journal of IKEEE
    • /
    • v.24 no.4
    • /
    • pp.1058-1063
    • /
    • 2020
  • This paper proposes a 12-bit SAR A/D(Successive Approximation Register Analog-to-Digital) converter that operates at low power for bio-signal and sensor signal processing. The conventional SAR A/D converter utilized the reduction of the dynamic current, which resulted in reducing total power consumption. In order to solve the limitation of the sampling time due to charging/discharging of the capacitor for reducing dynamic current, the different sampling time on the C-DAC bit switch operation was applied to reduce the dynamic current. In addition, lowering the supply voltage of the digital block to 0.6V led to 70% reduction of the total power consumption of the proposed ADC. The proposed SAR A/D was implemented with CMOS 65nm process 1-poly 6-metal, operates with a supply voltage of 1.2V. The simulation results demonstrate that ENOB, DNL/INL, power consumption and FoM are 10.4 bits, ±0.5LSB./±1.2LSB, 31.2uW and 2.8fJ/step, respectively.

Digital Switching Filter Algorithm using Modified Fuzzy Weights and Combined Weights in Mixed Image Noise Environment (복합 영상 잡음 환경에서 변형된 퍼지가중치 및 결합가중치를 사용한 디지털 스위칭 필터 알고리즘)

  • Cheon, Bong-Won;Kim, Nam-Ho
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.25 no.5
    • /
    • pp.645-651
    • /
    • 2021
  • With the advent of the Fourth Industrial Revolution, modern society uses a diverse pool of devices. In this context, there is increasing interest in removing various kinds of noise arising in data transmission. However, it is difficult to restore image that damaged by mixed noise, and a digital filter that effectively restores an image according to the characteristics of the noise is required. In this paper, we propose a digital switching filter algorithm to remove mixed noise generated during digital image transmission. The proposed algorithm switches the filtering process through noise judgment and reconstructs the image using fuzzy weights and combined weights based on the pixel values inside the mask. To evaluate the proposed algorithm, we compared it with existing filter algorithms through simulation. Filtering results were expanded and compared for visual evaluation, and PSNR comparison was used for quantitative evaluation.

A Secure Active Packet Transfer using Cryptographic Techniques (암호 기술을 이용한 안전한 능동 패킷 전송)

  • 김영수;나중찬;손승원
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.12 no.2
    • /
    • pp.135-145
    • /
    • 2002
  • Active networks represent a new approach to network architecture. Nodes(routers, switches, etc.) can perform computations on user data, while packets can carry programs to be executed on nodes and potentially change the state of them. While active networks provide a flexible network iufrastructure, they are more complex than traditional networks and raise considerable security problems. Nodes are Public resources and are essential to the proper and contract running of many important systems. Therefore, security requirements placed upon the computational environment where the code of packets will be executed must be very strict. Trends of research for active network security are divided into two categories: securing active nodes and securing active packets. For example, packet authentication or monitoring/control methods are for securing active node, but some cryptographic techniques are for the latter. This paper is for transferring active packets securely between active nodes. We propose a new method that can transfer active packets to neighboring active nodes securely, and execute executable code included in those packets in each active node. We use both public key cryptosystem and symmetric key cryptosystem in our scheme