• Journal of the Microelectronics and Packaging Society
• /
• v.31 no.3
• /
• pp.87-90
• /
• 2024

Currently, when oxides are used as insulators in hybrid bonding for 3D integration, they are prone to delamination due to their surface characteristics, and the RC delay value due to the resistance of the metal and the capacitance of the insulator increases as the wiring of the semiconductor chip becomes longer. To solve these problems, we studied the optimization of the conditions of the polymer insulator bonding method for hybrid bonding. To check the possibility of the de-wetting method, we coated a polymer film on the existing micro pillar and conducted hot-press bonding to remove the polymer between the metals. Through this study, it is expected that the introduction of polymers as insulators in hybrid bonding and fine-pitch metal bonding will improve signal transmission speed by reducing RC delay. It is also expected to be commercialized in the future to increase the number of I/O terminals by applying it to hybrid bonding.

• Korean Journal of Optics and Photonics
• /
• v.20 no.3
• /
• pp.175-181
• /
• 2009

Holographic lithography is one of the potential technologies for next generation lithography which can print large areas (6") as well as very fine patterns ($0.35{\mu}m$). Usually, photolithography has been developed with two target purposes. One was for LCD applications which require large areas (over 6") and micro pattern (over $1.5{\mu}m$) exposure. The other was for semiconductor applications which require small areas (1.5") and nano pattern (under $0.2{\mu}m$) exposure. However, holographic lithography can print fine patterns from $0.35{\mu}m$ to $1.5{\mu}m$ keeping the exposure area inside 6". This is one of the great advantages in order to realize high speed fine pattern photolithography. How? It is because holographic lithography is taking holographic optics instead of projection optics. A hologram mask is the key component of holographic optics, which can perform the same function as projection optics. In this paper, Surface-Relief TIR Hologram Mask technology is introduced, and enables more robust hologram masks than those previously reported that were formed in photopolymer recording materials. We describe the important parameters in the fabrication process and their optimization, and we evaluate the patterns printed from the surface-relief TIR hologram masks.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2008.10a
• /
• pp.993-994
• /
• 2008

Electrochromic (EC) devices are capable of reversibly changing their optical properties upon charge injection and extraction induced by the external voltage. The characteristics of the EC device, such as low power consumption, high coloration efficiency, and memory effects under open circuit status, make them suitable for use in a variety of applications including smart windows and electronic papers. Coloration due to reduction or oxidation of redox chromophores can be used for EC devices (e-paper), but the switching time is slow (second level). Recently, with increasing demand for the low cost, lightweight flat panel display with paper-like readability (electronic paper), an EC display technology based on dye-modified $TiO_2$ nanoparticle electrode was developed. A well known organic dye molecule, viologen, was adsorbed on the surface of a mesoporous $TiO_2$ nanoparticle film to form the EC electrode. On the other hand, ZnO is a wide bandgap II-VI semiconductor which has been applied in many fields such as UV lasers, field effect transistors and transparent conductors. The bandgap of the bulk ZnO is about 3.37 eV, which is close to that of the $TiO_2$ (3.4 eV). As a traditional transparent conductor, ZnO has excellent electron transport properties, even in ZnO nanoparticle films. In the past few years, one-dimension (1D) nanostructures of ZnO have attracted extensive research interest. In particular, 1D ZnO nanowires renders much better electron transportation capability by providing a direct conduction path for electron transport and greatly reducing the number of grain boundaries. These unique advantages make ZnO nanowires a promising matrix electrode for EC dye molecule loading. ZnO nanowires grow vertically from the substrate and form a dense array (Fig. 1). The ZnO nanowires show regular hexagonal cross section and the average diameter of the ZnO nanowires is about 100 nm. The cross-section image of the ZnO nanowires array (Fig. 1) indicates that the length of the ZnO nanowires is about $6\;{\mu}m$. From one on/off cycle of the ZnO EC cell (Fig. 2). We can see that, the switching time of a ZnO nanowire electrode EC cell with an active area of $1\;{\times}\;1\;cm^2$ is 170 ms and 142 ms for coloration and bleaching, respectively. The coloration and bleaching time is faster compared to the $TiO_2$ mesoporous EC devices with both coloration and bleaching time of about 250 ms for a device with an active area of $2.5\;cm^2$. With further optimization, it is possible that the response time can reach ten(s) of millisecond, i.e. capable of displaying video. Fig. 3 shows a prototype with two different transmittance states. It can be seen that good contrast was obtained. The retention was at least a few hours for these prototypes. Being an oxide, ZnO is oxidation resistant, i.e. it is more durable for field emission cathode. ZnO nanotetropods were also applied to realize the first prototype triode field emission device, making use of scattered surface-conduction electrons for field emission (Fig. 4). The device has a high efficiency (field emitted electron to total electron ratio) of about 60%. With this high efficiency, we were able to fabricate some prototype displays (Fig. 5 showing some alphanumerical symbols). ZnO tetrapods have four legs, which guarantees that there is one leg always pointing upward, even using screen printing method to fabricate the cathode.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.46 no.2
• /
• pp.9-14
• /
• 2009

The effects of post-annealing temperature on the optical and electrical properties of P-doped ZnO thin films grown on sapphire substrate have been investigated under oxygen ambient. The XRD shows that regardless of the post-annealing temperature, all P-doped ZnO thin films indicate the c-axis orientation. The results of hall effect measurements indicate the P-doped ZnO thin film annealed at $850^{\circ}C$ exhibits p-type behavior with hole concentration of $1.18{\times}1016cm^{-3}$ and hole mobility of $0.96cm^2/Vs$. The low-temperature (10K) Photoluminescence results reveal that the peak related to the neutral-acceptor exciton (A0X), free electrons to neutral acceptor (FA) and donor acceptor pair (DAP) at 3.351ev, 3.283eV and 3.201eV are observed in the films showing p-type behavior with acceptor. The optimization of deposition and post-annealing conditions will certainly make the P-doped ZnO thin films promising materials for the application to the next generation of optical devices.

• Journal of the Microelectronics and Packaging Society
• /
• v.21 no.1
• /
• pp.31-39
• /
• 2014

For mobile application, semiconductor packages are increasingly moving toward high density, miniaturization, lighter and multi-functions. Typical wafer level packages (WLP) is fan-in design, it can not meet high I/O requirement. The fan-out wafer level packages (FOWLPs) with reconfiguration technology have recently emerged as a new WLP technology. In FOWLP, warpage is one of the most critical issues since the thickness of FOWLP is thinner than traditional IC package and warpage of WLP is much larger than the die level package. Warpage affects the throughput and yield of the next manufacturing process as well as wafer handling and fabrication processability. In this study, we investigated the characteristics of warpage and main parameters which affect the warpage deformation of FOWLP using the finite element numerical simulation. In order to minimize the warpage, the characteristics of warpage for various epoxy mold compounds (EMCs) and carrier materials are investigated, and DOE optimization is also performed. In particular, warpage after EMC molding and after carrier detachment process were analyzed respectively. The simulation results indicate that the most influential factor on warpage is CTE of EMC after molding process. EMC material of low CTE and high Tg (glass transition temperature) will reduce the warpage. For carrier material, Alloy42 shows the lowest warpage. Therefore, considering the cost, oxidation and thermal conductivity, Alloy42 or SUS304 is recommend for a carrier material.

• Applied Chemistry for Engineering
• /
• v.29 no.1
• /
• pp.10-17
• /
• 2018

POU (point of use) scrubbers were applied for the treatment of waste gases including PFCs (perfluorocompounds) exhausted from the CVD (chemical vapor deposition), etching, and cleaning processes of semiconductor and display manufacturing plant. The GWP (global warming potential) and atmosphere lifetime of PFCs are known to be a few thousands higher than that of $CO_2$, and extremely high temperature more than 3,000 K is required to thermally decompose PFCs. Therefore, POU gas scrubbers based on the thermal plasma technology were developed for the effective control of PFCs and industrial application of the technology. The thermal plasma technology encompasses the generation of powerful plasma via the optimization of the plasma torch, a highly stable power supply, and the matching technique between two components. In addition, the effective mixture of the high temperature plasma and waste gases was also necessary for the highly efficient abatement of PFCs. The purpose of this paper was to provide not only a useful technical information of the post-treatment process for the waste gas scrubbing but also a short perspective on R&D of POU plasma gas scrubbers.

• Journal of the Institute of Electronics Engineers of Korea CI
• /
• v.48 no.1
• /
• pp.90-100
• /
• 2011

We present a parallel bi-conjugate gradient (Bi-CG) matrix solver for large scale Bio-FET simulations based on recent graphics processing units (GPUs) which can realize a large-scale parallel processing with very low cost. The proposed method is focused on solving the Poisson equation in a parallel way, which requires massive computational resources in not only semiconductor simulation, but also other various fields including computational fluid dynamics and heat transfer simulations. As a result, our solver is around 30 times faster than those with traditional methods based on single core CPU systems in solving the Possion equation in a 3D FDM (Finite Difference Method) scheme. The proposed method is implemented and tested based on NVIDIA's CUDA (Compute Unified Device Architecture) environment which enables general purpose parallel processing in GPUs. Unlike other similar GPU-based approaches which apply usually 32-bit single-precision floating point arithmetics, we use 64-bit double-precision operations for better convergence. Applications on the CUDA platform are rather easy to implement but very hard to get optimized performances. In this regard, we also discuss the optimization strategy of the proposed method.

• Journal of the Microelectronics and Packaging Society
• /
• v.19 no.2
• /
• pp.7-15
• /
• 2012

Semiconductor packages are increasingly moving toward miniaturization, lighter and multi-functions for mobile application, which requires highly integrated multi-stack package. To meet the industrial demand, the package and silicon chip become thinner, and ultra-thin packages will show serious reliability problems such as warpage, crack and other failures. These problems are mainly caused by the mismatch of various package materials and geometric dimensions. In this study we perform the numerical analysis of the warpage deformation and thermal stress of 4-layer stacked FBGA package after EMC molding and reflow process, respectively. After EMC molding and reflow process, the package exhibits the different warpage characteristics due to the temperature-dependent material properties. Key material properties which affect the warpage of package are investigated such as the elastic moduli and CTEs of EMC and PCB. It is found that CTE of EMC material is the dominant factor which controls the warpage. The results of RSM optimization of the material properties demonstrate that warpage can be reduced by $28{\mu}m$. As the silicon die becomes thinner, the maximum stress of each die is increased. In particular, the stress of the top die is substantially increased at the outer edge of the die. This stress concentration will lead to the failure of the package. Therefore, proper selection of package material and structural design are essential for the ultra-thin die packages.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2013.08a
• /
• pp.221-221
• /
• 2013

Vertical LED (VLED) has been recognized as a way to obtain the high-power LED due to their advantages [1]. However, approximately 4% of the light generated from the active region is extracted, if the light extraction from side walls and back side is neglected because of Fresnel reflection (FR) and total internal reflection (TIR) [2,3]. In this study, the optical simulation of the VLED with the various microstructures was performed. Among them, the microlens having the diameter of 3 ${\mu}m$ and the height of 1.5 ${\mu}m$ shown the best result was chosen, and then, optimized microlens was formed on a GaN template using conventional semiconductor process. Various microstructures were proposed to improve the light extraction efficiency (LEE) of the VLED for the simulation. The LEE was simulated using LightTools based on a Monte Carlo ray tracing. The microstructures with hemisphere, cone, truncated and cylinder pattern having diameter of 3 ${\mu}m$ were employed on the top layer of the VLED respectively. The improvement of the LEE by using the microstructure is 87% for the hemisphere, 77% for the cone, 53% for the truncated, 21% for the cylinder, compared with the LEE of the flat surface at the reflectance of 85%. The LEE was increased by 88% at the height of 1.5 ${\mu}m$, compared with the LEE of the flat surface. We found that the microlens on the top layer is the most suitable for increasing the LEE. In order to apply the proposed microlens on n-GaN surface, we fabricated microlens on a GaN template. A photoresist array having hexagonal-closed packed microlens was fabricated on the GaN template. Then, optimization of etching the GaN template was performed using a dry etching process with ICP-RIE. The dry etching carried out using a gas mixture of Cl2 and Ar, each having a flow rate of 16 sccm and 10 sccm, respectively with RF power of 50 W, ICP power of 900 W and chamber pressure of 2 mTorr was the optimum etching condition as shown in Fig. 2(a).

• Korean Journal of Optics and Photonics
• /
• v.29 no.1
• /
• pp.19-27
• /
• 2018

A change in object distance would generally change the magnification of an optical system. In this paper, we have proposed and designed a double-Gauss optical system with a fixed magnification and image surface regardless of any change in object distance, according to moving the lens groups a little bit to the front and rear of the stop, independently parallel to the direction of the optical axis. By maintaining a constant size of image formation in spite of various object-distance changes in a projection system such as a head-up display (HUD) or head-mounted display (HMD), we can prevent the field of view from changing while focusing in an HUD or HMD. Also, to check precisely the state of the wiring that connects semiconductor chips and IC circuit boards, we can keep the magnification of the optical system constant, even when the object distance changes due to vertical movement along the optical axis of a testing device. Additionally, if we use this double-Gauss optical system as a vision system in the testing process of lots of electronic boards in a manufacturing system, since we can systematically eliminate additional image processing for visual enhancement of image quality, we can dramatically reduce the testing time for a fast test process. Also, the Gaussian bracket method was used to find the moving distance of each group, to achieve the desired specifications and fix magnification and image surface simultaneously. After the initial design, the optimization of the optical system was performed using the Synopsys optical design software.