Journal of the Microelectronics and Packaging Society (마이크로전자및패키징학회지)

The Korean Microelectronics and Packaging Society (한국마이크로전자및패키징학회)
권호 표지
DOI QR코드

DOI QR Code

Numerical Analysis of Warpage and Reliability of Fan-out Wafer Level Package

수치해석을 이용한 팬 아웃 웨이퍼 레벨 패키지의 휨 경향 및 신뢰성 연구

  • Lee, Mi Kyoung (Graduate School of NID Fusion Technology, Seoul National University of Science and Technology) ;
  • Jeoung, Jin Wook (R&D Center New Product Development team, HANA Micron Inc.) ;
  • Ock, Jin Young (R&D Center New Product Development team, HANA Micron Inc.) ;
  • Choa, Sung-Hoon (Graduate School of NID Fusion Technology, Seoul National University of Science and Technology)
  • 이미경 (서울과학기술대학교 NID 융합기술대학원) ;
  • 정진욱 (주식회사 하나마이크론) ;
  • 옥진영 (주식회사 하나마이크론) ;
  • 좌성훈 (서울과학기술대학교 NID 융합기술대학원)
  • Received : 2014.03.07
  • Accepted : 2014.03.26
  • Published : 2014.03.30
Download PDF
⟨ Previous Next ⟩

Abstract

For mobile application, semiconductor packages are increasingly moving toward high density, miniaturization, lighter and multi-functions. Typical wafer level packages (WLP) is fan-in design, it can not meet high I/O requirement. The fan-out wafer level packages (FOWLPs) with reconfiguration technology have recently emerged as a new WLP technology. In FOWLP, warpage is one of the most critical issues since the thickness of FOWLP is thinner than traditional IC package and warpage of WLP is much larger than the die level package. Warpage affects the throughput and yield of the next manufacturing process as well as wafer handling and fabrication processability. In this study, we investigated the characteristics of warpage and main parameters which affect the warpage deformation of FOWLP using the finite element numerical simulation. In order to minimize the warpage, the characteristics of warpage for various epoxy mold compounds (EMCs) and carrier materials are investigated, and DOE optimization is also performed. In particular, warpage after EMC molding and after carrier detachment process were analyzed respectively. The simulation results indicate that the most influential factor on warpage is CTE of EMC after molding process. EMC material of low CTE and high Tg (glass transition temperature) will reduce the warpage. For carrier material, Alloy42 shows the lowest warpage. Therefore, considering the cost, oxidation and thermal conductivity, Alloy42 or SUS304 is recommend for a carrier material.

최근 모바일 응용 제품에 사용되는 반도체 패키지는 고밀도, 초소형 및 다기능을 요구하고 있다. 기존의 웨이퍼 레벨 패키지(wafer level package, WLP)는 fan-in 형태로, I/O 단자가 많은 칩에 사용하기에는 한계가 있다. 따라서 팬 아웃 웨이퍼 레벨 패키지(fan-out wafer level package, FOWLP)가 새로운 기술로 부각되고 있다. FOWLP에서 가장 심각한 문제 중의 하나는 휨(warpage)의 발생으로, 이는 FOWLP의 두께가 기존 패키지에 비하여 얇고, 다이 레벨 패키지 보다 휨의 크기가 매우 크기 때문이다. 휨의 발생은 후속 공정의 수율 및 웨이퍼 핸들링에 영향을 미친다. 본 연구에서는 FOWLP의 휨의 특성과 휨에 영향을 미치는 주요 인자에 대해서 수치해석을 이용하여 분석하였다. 휨을 최소화하기 위하여 여러 종류의 epoxy mold compound (EMC) 및 캐리어 재질을 사용하였을 경우에 대해서 휨의 크기를 비교하였다. 또한 FOWLP의 주요 공정인 EMC 몰딩 후, 그리고 캐리어 분리(detachment) 공정 후의 휨의 크기를 각각 해석하였다. 해석 결과, EMC 몰딩 후에 발생한 휨에 가장 영향을 미치는 인자는 EMC의 CTE이며, EMC의 CTE를 낮추거나 Tg(유리천이온도)를 높임으로서 휨을 감소시킬 수 있다. 캐리어 재질로는 Alloy42 재질이 가장 낮은 휨을 보였으며, 따라서 가격, 산화 문제, 열전달 문제를 고려하여 볼 때 Alloy 42 혹은 SUS 재질이 캐리어로서 적합할 것으로 판단된다.

Keywords

References

  1. C. G. Song and S. H. Choa, "Numerical Study of Warpage and Stress for the Ultra Thin Package", J. Microelectron. Packag. Soc., 17(4), 49 (2010).
  2. J. H. Lau, "Evolution, Challenge, and Outlook of TSV, 3D IC Integration and 3D Silicon Integration", Advanced Packaging Materials, pp. 462-488 (2011).
  3. C. C. Ser, S. W. David Ho, S. R. Vempati, and S. V. Nagendra, "Development of Package-on-Package using Embedded Wafer-Level Package Approach", IEEE Transactions on Components, Packaging and Manufacturing Technology, 3(10), 1654 (2013). https://doi.org/10.1109/TCPMT.2013.2275009
  4. H. H. Kim, D. H. Kim, J. B. Kim, H. J. Kim, J. U. Ahn, I. S. Kang, J. K. Lee, H. S. Ahn and S. D. Kim, "The Effects of UBM and SnAgCu Solder on Drop Impact Reliability of Wafer Level Package", J. Microelectron. Packag. Soc., 17(3), 65 (2010).
  5. P. Crosbie and Y. J. Lee, "Multiple Impact Characterization of Wafer Level Packaging (WLP)", Microelectronics Reliability, 50, 577-582 (2010). https://doi.org/10.1016/j.microrel.2009.11.012
  6. X. Fan, "Wafer Level Packaging (WLP): Fan-In, Fan-Out and Three-Dimensional Integration", 11th International Conference on Thermal, Mechanical and Multiphysics Simulation and Experiments in Micro-Electronics and MicroSystems (EuroSimE), 11, 1 (2010).
  7. M. C. Yew, M. Tsai, D. C. Hu and W. K. Yang and K. N. Chiang, "Reliability Analysis of a Novel Fan-Out Type WLP", Soldering & Surface Mount Technology, 21(3), 30 (2009). https://doi.org/10.1108/09540910910970394
  8. D. Gualandris and C. M. Villa, "Wafer Level Packaging Fan Out Thermal Management: is Smaller Always Hotter?", Electronics Microelectronics and Packaging Conference (EPTC), European, pp. 1-4 (2009).
  9. M. Brunnbauer, E. Furgut, G. Beer, T. Meyer, H. Hedler, J. Belonio, E. Nomura, K. Kiuchi and K. Kobayashi, "An Embedded Device Technology Based on a Molded Reconfigured Wafer", Electronic Components and Technology Conference, pp. 547-551 (2006).
  10. J. Hong, S. Gao, S. W. Park, S. H. Moon, J. H. Ba, S. M. Choi and S. Yi, "Parametric Design Study for Minimized Warpage of WL-CSP", 2nd Electronics System integration Technology Conference Greenwich, UK, 187-192 (2010).
  11. E. K. TH, J. Y. Hao, J. P. Ding, Q. F. Li, W. L. Chan, S. H. H. Huang and Y. J. Jiang, "Encapsulation Challenges for Wafer Level Packaging", Microelectronics and Packaging Conference (EPTC), European, pp. 1-6 (2009).
  12. S. C. Chong, C. H. Khong, K. C. S. Lim, D. S. W. Ho, C. W. L. Teo, V. W. S. Lee, H. J. Kim, J. Lee and V. S. Rao, "Process Challenges and Development of eWLP", 12th Electronics Packaging Technology Conference, 527-531 (2010).
  13. Y. G. Jin, X. Baraton, S. W. Yoon, Y. Lin, P. Marimuthu, V. P. Ganesh, T. Meyer and A. Bahr, "Next Generation eWLB (embedded Wafer Level BGA) Packaging", 12th Electronics Packaging Technology Conference (EPTC), 520-526 (2010).
  14. G. Sharma, S. W. Yoon, M. Prashant, R. Emigh, S. J. Lee, K. Liu and R. Pendse, "Performance & Reliability Characterization of eWLB (Embedded Wafer Level BGA) Packaging", 12th Electronics Packaging Technology Conference (EPTC), 211 (2010).
  15. M. C. Yew, C. C. A. Yuan, C. J. Wu, D. C. Hu, W. K. Yang, and K. N. Chiang, "Investigation of the Trace Line Failure Mechanism and Design of Flexible Wafer Level Packaging", IEEE Transactions on Advanced Packaging, 32(2), 390 (2009). https://doi.org/10.1109/TADVP.2009.2015673
  16. M. C. Yew, C. Yuan, C. N. Han, C. S. Huang, W. K. Yang and K. N. Chiang, "Factorial Analysis of Chip-on-Metal WLCSP Technology with Fan-Out Capability", 13th International Symposium on the Physical and Failure Analysis of Integrated Circuits, 223-228 (2006).
  17. S. J. Lee, S. W. Kim, N. Karim, B. Dunlap, B. Y. Jung, K. C. Bae, J. H. Yu, Y. S. Chung, C. H. Hwang, J. Y. Kim and C. H. Lee, "Electrical Characterization of Wafer Level Fan-Out (WLFO) using Film Substrate for Low Cost Millimeter Wave Application", Proceedings 60th Electronic Components and Technology Conference (ECTC), 1461-1467 (2010).
  18. K. H. Kim, H. Lee, J. W. Jeong, J. H. Kim and S. H. Choa, "Numerical Analysis of Warpage and Stress for 4-Layer Stacked FBGA Package", J. Microelectron. Packag. Soc., 19(2), 7 (2012). https://doi.org/10.6117/kmeps.2012.19.2.007
  19. M. J. Yim, R. Strode, J. Brand, R. Adimula, J. J. Zhang and C. Yoo, "Ultra Thin POP Top Package using Compression Mold: Its Warpage Control", IEEE 61st Electronic Components and Technology Conference (ECTC), 1141-1146 (2011).
  20. W. Flack, R. Hsieh, G. Kenyon, K. Nguyen, M. Ranjan, N. Silva, P. Cardoso, E. O. Toole, R. Leuschner, W. Robl and T. Meyer, "Lithography Technique to Reduce the Alignment Errors from Die Placement in Fan-Out Wafer Level Packaging Applications", IEEE 61st Electronic Components and Technology Conference (ECTC), 65-70 (2011).
  21. S. S. Deng, S. J. Hwang, H. H. Lee, D. Y. Huang and G. S. Shen, "Warpage Simulations with P-V-T-C Equation and Experiments of Fan-Out Wafer Level Package after Encapsulation Process", Microsystems Packaging Assembly and Circuits Technology Conference (IMPACT), pp. 1-4 (2010).
  22. Y. R. Chen, G. S. Shen, W. C. Yang and T. C. Chiu, "Interconnect Reliability Modeling for Lead-Free Fan-Out Chip Scale Package", Electronic Materials and Packaging (EMAP), pp. 115-119 (2008).
  23. S. W. Yoon, Y. Lin and P. C. Marimuthu, "Development and Characterization of 300 mm Large Panel eWLB (embedded wafer level BGA)", Microelectronics and Packaging Conference (EMPC), 18th European, 1-5 (2011).
  24. M. C. Yew, C. J. Wu, C. S. Huang, M. Tsai, D. C. Hu, W. K. Yang and K. N. Chiang, "Trace Line Failure Analysis and Characterization of the Panel base Package ($PBP^{TM}$,) Technology with Fan-Out Capability", 11th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITHERM), 862-869 (2008).
  25. S. J. Lee, S. W. Kim, G. W. Kim, K. C. Bae, J. H. Yu, J. Y. Kim,, H. Y. Yoo and C. H. Lee, "Electrical Evaluation of Wafer Level Fan Out (WLFO) Package using Organic Substrates for Microwave Applications", 3rd Electronic System-Integration Technology Conference (ESTC), 1-6 (2010).
  26. A. Murgia, R. Tonelli, M. Marchesi, G. Concas, S. Counsell, J. McFall and S. Swift, "Refactoring and its Relationship with Fan-In and Fan-Out: An Empirical Study", 16th European Conference on Software Maintenance and Reengineering (CSMR), 63-72 (2012).
  27. H. P. Wei, M. C. Yew, W. K. Yang and K. N. Chiang, "Reliability Analysis of a Package-on-Package Structure using the Novel WLCSP Technology with Fan-Out Capability", Electronic Materials and Packaging (EMAP), pp. 1-7 (2006).
  28. H. P. Wei, M. C. Yew, C. J. Wu and K. N. Chiang, "Reliability and Thermal Assessment of Stacked Chip-on-Metal Panel based Package ($PBP^{TM}$) with Fan-Out Capability", Electronics System-Integration Technology Conference, 2, 327-332 (2008).
  29. C. Chen, R. Vitenberg and H. A. Jacobsen, "Scaling Construction of Low Fan-Out Overlays for Topic-Based Publish/ Subscribe Systems", 31st International Conference on Distributed Computing Systems (ICDCS), 225-236 (2011).
  30. S. S. Deng, S. J. Hwang, H. H. Lee, D. Y. Huang, Y. R. Chen and G. S. Shen, "Simulation and Experiments of Fan-Out Wafer Level Package during Encapsulation", 4th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT), 48-51 (2009).
  31. J. E. Luan, Y. Jin, K. Y. Goh, Y. Ma, G. Hu, Y. Huang and X. Baraton, "Challenges for Extra Large Embedded Wafer Level Ball Grid Array Development", 11th Electronics Packaging Technology Conference (EPTC), 202-207 (2009).
  32. X. J. Fan, B. Varia and Q. Han, "Design and Optimization of Thermo-Mechanical Reliability in Wafer Level Packaging", Microelectronics Reliability, pp. 536-546 (2009).

Cited by

  1. Design of New Au-NiCo MEMS Vertical Probe for Fine-Pitch Wafer-Level Probing vol.11, pp.5, 2014, https://doi.org/10.3390/cryst11050485