• Title/Summary/Keyword: pre-signal

Search Result 721, Processing Time 0.023 seconds

Source Location of Multiple Impacts on the Plate Based on Pre-signal Processing (전치 신호처리를 통한 평판에서의 다중 충격의 위치 추적에 관한 연구)

  • Moon, Yoo-Sung;Park, Hong-Sug;Lee, Sang-Kwon;Shin, Ki-Hong;Lee, Yung-Sup
    • Transactions of the Korean Society for Noise and Vibration Engineering
    • /
    • v.21 no.3
    • /
    • pp.220-226
    • /
    • 2011
  • This paper presents the novel work for source localization of serial multiple impacts in a plate sructure. It is difficult to identify the source of serial multiple impacts with the current source localization techenology(SLT) because of the overlapping of dispersive wave induced by multiple impacts and the reflaction from the edge of the plate. In this paper, the new method is suggested for source localization. The method is developed based on the SLT with pre-signal processing such as some limitation for the selection of three sensors, the frequency range for TFA and impact time interval. Results from numerical simulation and experiment in isotropic plate structure are presented, which show the capability of the proposed method.

A 2.5Gbps High speed driver for a next generation connector (차세대 연결망용 2-SGbps급 고속 드라이버)

  • 남기현;김수원
    • Proceedings of the IEEK Conference
    • /
    • 2001.06b
    • /
    • pp.53-56
    • /
    • 2001
  • With the ever increasing clock frequency and integration level of CMOS circuits, I/O(input/output) and interconnect issues are becoming a growing concern. In this thesis, we propose the 2.5Gbps high speed input driver This driver consists of four different blocks, which are the high speed serializer , PECL(pseudo emitter coupled logic) Line Driver, PLL(phase lock loop) and pre-emphasis signal generator. The proposed pre-emphasis block will compensate the high frequency components of the 2.5Gbps data signal. Using the pre-emphasis block, we can obtain 2.5Gbps data signal with differential peak to peak voltage about 900 m $V_{p.p}$ This driver structure is on fabrication in 2.5v/10.25um 1poly, 5metal CMOS process.

  • PDF

A Subband Adaptive Blind Equalization Algorithm for FIR MIMO Systems (FIR MIMO 시스템을 위한 부밴드 적응 블라인드 등화 알고리즘)

  • Sohn, Sang-Wook;Lim, Young-Bin;Choi, Hun;Bae, Hyeon-Deok
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.59 no.2
    • /
    • pp.476-483
    • /
    • 2010
  • If the data are pre-whitened, then gradient adaptive algorithms which are simpler than higher order statistics algorithms can be used in adaptive blind signal estimation. In this paper, we propose a blind subband affine projection algorithm for multiple-input multiple-output adaptive equalization in the blind environments. All of the adaptive filters in subband affine projection equalization are decomposed to polyphase components, and the coefficients of the decomposed adaptive sub-filters are updated by defining the multiple cost functions. An infinite impulse response filter bank is designed for the data pre-whitening. Pre-whitening procedure through subband filtering can speed up the convergence rate of the algorithm without additional computation. Simulation results are presented showing the proposed algorithm's convergence rate, blind equalization and blind signal separation performances.

A New Pre-Emphasis Driver Circuit for a Packet-Based DRAM (패킷 방식의 DRAM에 적용하기 위한 새로운 강조 구동회로)

  • Kim, Jun-Bae;Kwon, Oh-Kyong
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.50 no.4
    • /
    • pp.176-181
    • /
    • 2001
  • As the data rate between chip-to-chip gets high, the skin effect and load of pins deteriorate noise margin. With these, noise disturbances on the bus channel make it difficult for receiver circuits to read the data signal. This paper has proposed a new pre-emphasis driver circuit which achieves wide noise margin by enlarging the signal voltage range during data transition. When data is transferred from a memory chip to a controller, the output boltage of the driver circuit reaches the final values through the intermediate voltage level. The proposed driver supplies more currents applicable to a packet-based memory system, because it needs no additional control signal and realizes very small area. The circuit has been designed in a 0.18 ${\mu}m$ CMOS process, and HSPICE simulation results have shown that the data rate of 1.32 Gbps be achieved. Due to its result, the proposed driver can achieved higher speed than conventional driver by 10%.

  • PDF

Design of High-Speed Comparators for High-Speed Automatic Test Equipment

  • Yoon, Byunghun;Lim, Shin-Il
    • IEIE Transactions on Smart Processing and Computing
    • /
    • v.4 no.4
    • /
    • pp.291-296
    • /
    • 2015
  • This paper describes the design of a high-speed comparator for high-speed automatic test equipment (ATE). The normal comparator block, which compares the detected signal from the device under test (DUT) to the reference signal from an internal digital-to-analog converter (DAC), is composed of a rail-to-rail first pre-amplifier, a hysteresis amplifier, and a third pre-amplifier and latch for high-speed operation. The proposed continuous comparator handles high-frequency signals up to 800MHz and a wide range of input signals (0~5V). Also, to compare the differences of both common signals and differential signals between two DUTs, the proposed differential mode comparator exploits one differential difference amplifier (DDA) as a pre-amplifier in the comparator, while a conventional differential comparator uses three op-amps as a pre-amplifier. The chip was implemented with $0.18{\mu}m$ Bipolar CMOS DEMOS (BCDMOS) technology, can compare signal differences of 5mV, and operates in a frequency range up to 800MHz. The chip area is $0.514mm^2$.

Method for Current-Driving of the Loudspeakers with Class D Audio Power Amplifiers Using Input Signal Pre-Compensation (입력 신호의 전치 보상을 이용한 D 급 음향 전력 증폭기의 스피커 전류 구동 방법)

  • Eun, Changsoo;Lee, Yu-chil
    • Journal of Korea Multimedia Society
    • /
    • v.21 no.9
    • /
    • pp.1068-1075
    • /
    • 2018
  • We propose a method for driving loudspeakers from class D audio power amplifiers in current mode, instead of in conventional voltage mode, which was impossible with the feedback circuitry. Unlike analog audio amplifiers, Class D audio power amplifiers have signal delay between the input and output signals, which makes it difficult to apply the feedback circuitry for current-mode driving. The idea of the pre-distortion scheme used for the compensation of the non-linearity of RF power amplifiers is adapted to remedy the impedance variation effect of the loudspeakers for current driving. The method uses the speaker model for the pre-distorter to compensate for the speaker impedance variation with frequency. The simulation and test results confirms the validity of the proposed method.

A Study on the Robust Real-Time Signal Processor of a Laser Doppler Vibrometer for Noises (노이즈에 둔감한 레이저 진동계측기용 실시간 신호처리 장치에 관한 연구)

  • Park, Seung-Kyu;Baik, Sung-Hoon;Kim, Cheol-Jung
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.16 no.1 s.94
    • /
    • pp.61-67
    • /
    • 1999
  • A laser Doppler vibrometer based on the laser heterodyne interferometry is employed to measure the vibration velocity of vibrating objects. In this paper, we propose a real time analog signal processor of a laser Doppler vibrometer to reduce the degradation of Doppler signals mainly caused by environmental noises. In the proposed real time signal processor of an laser Doppler vibrometer, a pre-processor and a logical motion direction detector are designed to reduce the detection errors of the object motion direction. Also, a noise detection and rejection circuit is designed to reject the unfiltered noises.

  • PDF

Radar Signal Processor Design Using FPGA (FPGA를 이용한 레이더 신호처리 설계)

  • Ha, Changhun;Kwon, Bojun;Lee, Mangyu
    • Journal of the Korea Institute of Military Science and Technology
    • /
    • v.20 no.4
    • /
    • pp.482-490
    • /
    • 2017
  • The radar signal processing procedure is divided into the pre-processing such as frequency down converting, down sampling, pulse compression, and etc, and the post-processing such as doppler filtering, extracting target information, detecting, tracking, and etc. The former is generally designed using FPGA because the procedure is relatively simple even though there are large amounts of ADC data to organize very quickly. On the other hand, in general, the latter is parallel processed by multiple DSPs because of complexity, flexibility and real-time processing. This paper presents the radar signal processor design using FPGA which includes not only the pre-processing but also the post-processing such as doppler filtering, bore-sight error, NCI(Non-Coherent Integration), CFAR(Constant False Alarm Rate) and etc.

Practical issues in signal processing for structural flexibility identification

  • Zhang, J.;Zhou, Y.;Li, P.J.
    • Smart Structures and Systems
    • /
    • v.15 no.1
    • /
    • pp.209-225
    • /
    • 2015
  • Compared to ambient vibration testing, impact testing has the merit to extract not only structural modal parameters but also structural flexibility. Therefore, structural deflections under any static load can be predicted from the identified results of the impact test data. In this article, a signal processing procedure for structural flexibility identification is first presented. Especially, practical issues in applying the proposed procedure for structural flexibility identification are investigated, which include sensitivity analyses of three pre-defined parameters required in the data pre-processing stage to investigate how they affect the accuracy of the identified structural flexibility. Finally, multiple-reference impact test data of a three-span reinforced concrete T-beam bridge are simulated by the FE analysis, and they are used as a benchmark structure to investigate the practical issues in the proposed signal processing procedure for structural flexibility identification.

The Intelligent system to control prosthetic robot (보철용 로봇 제어를 위한 지능 시스템)

  • 김주웅;공휘식;정성부;이정훈;박진성;엄기환
    • Proceedings of the IEEK Conference
    • /
    • 2002.06c
    • /
    • pp.21-24
    • /
    • 2002
  • We proposed the intelligent system to control prosthetic robot. The proposed intelligent system was used competitive network, SOFM and LVQ, and consisted of pre-processing part and associative part. A pre-processing part was processed EMG signal and associative part was outputted signal to control prosthetic robot. To verify the effectiveness, we adapted to 2 link manipulator for korean consonant.

  • PDF