• ETRI Journal
• /
• 제36권5호
• /
• pp.876-879
• /
• 2014

In current NAND flash design, one of the most challenging issues is reducing peak current consumption (peak ICC), as it leads to peak power drop, which can cause malfunctions in NAND flash memory. This paper presents an efficient approach for reducing the peak ICC of the cache program in NAND flash memory - namely, a program Cache Busy Time (tPCBSY) control method. The proposed tPCBSY control method is based on the interesting observation that the array program current (ICC2) is mainly decided by the bit-line bias condition. In the proposed approach, when peak ICC2 becomes larger than a threshold value, which is determined by a cache loop number, cache data cannot be loaded to the cache buffer (CB). On the other hand, when peak ICC2 is smaller than the threshold level, cache data can be loaded to the CB. As a result, the peak ICC of the cache program is reduced by 32% at the least significant bit page and by 15% at the most significant bit page. In addition, the program throughput reaches 20 MB/s in multiplane cache program operation, without restrictions caused by a drop in peak power due to cache program operations in a solid-state drive.

• 대한임베디드공학회논문지
• /
• 제9권2호
• /
• pp.75-80
• /
• 2014

Energy consumption of sensor nodes is minimized because it has limited energy generator in wireless sensor network. Electronic shelf label system is one of application fields using wireless sensor networks. Battery size of small apparatus for displaying price is restricted. Therefore its current consumption have to be minimized. Furthermore the method for minimization of peak current would be considered because life cycle of coin battery used to display or RF is vulnerable to intensity of drain current. In this paper, we analyze current consumption pattern of low-power electronic shelf label system. Then we propose the method for minimization of current consumption by modification of software and hardware. Current consumption of the system using proposed method are approximately 15 to 20 percent lower than existing system and the life cycle of the system is approximately 10 percent higher than existing system.

• 전력전자학회논문지
• /
• 제27권5호
• /
• pp.376-383
• /
• 2022

The improved performance of computer parts, such as graphic card, CPU, and main board, has led to the need for power supplies with a high power output. The dynamic load profile rapidly changes the usage of power consumption depending on load operations, such as PC power and air conditioner. Under dynamic load profile conditions, power consumption can be classified into maximum, normal, and standby power. Several problems arise in the case of maximum power. Peak power is generated at the system power source in the maximum-power situation. Frequent generation of peak power can cause high-frequency problems and reduce the life of high-pressure parts (especially high-pressure capacitors). For example, when a plurality of PCs are used, system overload occurs due to peak power generation and causes problems, such as power failure and increase in electricity bills due to exceeded contract power. To solve this problem, a system peak power limit/compensation power circuit is proposed for a power supply under dynamic load profile conditions. The proposed circuit detects the system current to determine the power situation of the load. When the system current is higher than the set level, the circuit recognizes that the system current generates peak power and compensates for the load power through a converter using a super capacitor as the power source. Thus, the peak power of loads with a dynamic load profile is limited and compensated for, and problems, such as high-frequency issues, are solved. In addition, the life of high-pressure parts is increased.

• 전자공학회논문지
• /
• 제53권1호
• /
• pp.43-50
• /
• 2016

낸드플래시 기반 저장장치는 성능 향상을 위해 다중 채널, 다중 웨이 구조를 통해 다수의 낸드 디바이스를 병렬 동작시키고 있다. 하지만 동시 동작하는 낸드 디바이스의 수가 늘어나면서 전력 소모 문제가 가시화되었으며, 특히 디바이스 간 복수의 피크 전류가 서로 중첩되면서 높은 전력소모로 인해 데이터 신뢰성과 시스템 안정성에 큰 영향을 미치고 있다. 본 논문에서는 낸드 디바이스에서 지우기, 쓰기, 읽기 동작에 대한 전류 파형을 측정, 이를 프로파일링하여 피크 전류에 대한 정의와 모델링을 진행하였고, 나아가 다수의 낸드에서 피크 전류 중첩 확률을 계산한다. 또한 시스템 수준의 TLM 시뮬레이터를 개발하여 다양한 시뮬레이션 시나리오를 주입하여 피크 전류 중첩 현상을 분석 한다. 본 실험 결과에서는 낸드간 피크 중첩 현상을 차단할 수 있는 간단한 전력 관리 기법을 적용하여 피크 전류 중첩과 시스템 성능 간의 관계를 살펴보고 이를 통해 성능 저하 최소화를 위한 피크 중첩 비율을 제시하였다.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1993년도 하계학술대회 논문집 B
• /
• pp.1088-1090
• /
• 1993

This paper shows efficient peak demand control method in office buildings. With a rapid growth of national economics and living standard, electrical energy consumption markedly increased. Expecially, it is increased electrical energy comsumption in the office buildings and thus an energy conservation through efficient use of electricity became more important. From the data of electric equipment capacity and electric power consumption for 96 buildings, current levels of demand factor and a growth trend of peak loads by office buildings were surveyed and analyzed. In addition the efficient peak demand control method in office buildings were studied.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2009년도 9th International Meeting on Information Display
• /
• pp.1061-1064
• /
• 2009

Through dark injection space-charge-limited current (DI-SCLC) and trap-free SCLC measurements, it has been demonstrated that an indium tin oxide (ITO)/buckminsterfullerene ($C_{60}$) electrode can form a quasi-Ohmic contact with N, N'-bis (naphthalen-1-yl)-N, N'-bis(phenyl) benzidine (NPB). The DI-SCLC results show a clear peak current along with a shift of the peak position as the field intensity varies, implying an Ohmic (or quasi-Ohmic) contact. A theoretical simulation of the SCLC also shows that ITO/$C_{60}$ forms an Ohmic contact with NPB. The Ohmic contact makes it possible to estimate the NPB hole mobility through the use of both DI-SCLC and trap-free SCLC analysis. This also contributes to a reduction in power consumption.

• 대한임베디드공학회논문지
• /
• 제9권3호
• /
• pp.137-143
• /
• 2014

Demand Controller is a load control device that monitor the current power consumption and calculate the forecast power to not exceed the power set by consumer. Accurate demand forecasting is important because of controlling the load use the way that sound a warning and then blocking the load when if forecasted demand exceed the power set by consumer. When if consumer with fluctuating power consumption use the existing forecasting method, management of demand control has the disadvantage of not stable. In this paper, load forecasting of the unit of seconds using the Exponential Smoothing Methods, ARIMA model, Kalman Filter is proposed. Also simulation of load forecasting of the unit of the seconds methods and existing forecasting methods is performed and analyzed the accuracy. As a result of simulation, the accuracy of load forecasting methods in seconds is higher.

• ETRI Journal
• /
• 제30권4호
• /
• pp.612-614
• /
• 2008

A novel linear switched termination active cross-coupled low-voltage differential signaling (LVDS) transceiver operating at 1.5 GHz clock frequency is presented. On the transmitter side, an active cross-coupled linear output driver and a switched termination scheme are applied to achieve high speed with low current. On the receiver side, a shared pre-amplifier scheme is employed to reduce power consumption. The proposed LVDS transceiver implemented in an 80 nm CMOS process is successfully demonstrated to provide a data rate of 6 Gbps/pin, an output data window of 147 ps peak-to-peak, and a data swing of 196 mV. The power consumption is measured to be 4.2 mW/pin at 1.2 V.

• 전기전자학회논문지
• /
• 제21권4호
• /
• pp.331-337
• /
• 2017

본 논문에서는 20MHz 대역폭, 저잡음, 저전력의 3차 저역 통과 시그마-델타 모듈레이터를 개발한다. 본 시스템의 대역폭은 LTE 및 그 외 다른 광대역 무선통신 표준을 만족할 수 있다. Feed-forward 구조의 3차 저역 통과 필터를 통해 저전력 및 저복잡도를 실현한다. 개발된 시스템은 빠른 데이터 변환을 실현하기 위해 3bit-flash 타입의 양자화 회로를 사용하였다. Current-steering DAC의 경우 추가적인 회로 없이 높은 정확도와 낮은 전력 소모의 이유로 고안되었다. DAC의 입력 전압이 변할 경우 생기는 glitch들을 없애기 위해 cross-coupled 트랜시스터를 사용하여 glitch 상쇄(cancellation)를 실현하였다. 개발된 시스템은 32.65mW의 저전력 구현과 함께 65.9dB의 peak SNDR, 20MHz의 대역폭을 실현한다. 600mVp-p의 입력 two-tone 신호 입력 인가후의 IM3는 69dBc를 실현하였으며 TSMC의 0.18-um CMOS 공정을 이용하여 설계되었다.

• 조명전기설비학회논문지
• /
• 제28권6호
• /
• pp.40-44
• /
• 2014

In this paper, maximum power is the lowering device using the facility's energy use and peak load electricity through analyzing attitude should like to make it reduce its power base rate. Simulator to manage the demand for power, a maximum electric power base power from electronic watt-hour meters by a device's signal, predictive power, the current power by computing the goal of power for less than Maximum peak power and peak shift, so that you can manage, and peak York, which role you want a cut Metal heat treatment result which analyzes the data, demand for electricity company over the years of analyzing the characteristics of each load, and effects and Reducing power consumption device every month identified seven Sequence control to the load system and successful power control is about showing that the defined goals.