Program Cache Busy Time Control Method for Reducing Peak Current Consumption of NAND Flash Memory in SSD Applications |
Park, Se-Chun
(Flash design group, SK hynix)
Kim, You-Sung (Flash design group, SK hynix) Cho, Ho-Youb (Flash design group, SK hynix) Choi, Sung-Dae (Flash design group, SK hynix) Yoon, Mi-Sun (Flash design group, SK hynix) Kim, Tae-Yun (Flash design group, SK hynix) Park, Kun-Woo (Flash design group, SK hynix) Park, Jongsun (School of Electrical Engineering, Korea University) Kim, Soo-Won (School of Electrical Engineering, Korea University) |
1 | C. Trinh et al., "A 5.6 MB/s 64 Gb 4 b/Cell NAND Flash Memory in 43 nm CMOS," Proc. IEEE ISSCC, San Franciso, CA, USA, Feb. 8-12, 2009, pp. 246-247. |
2 | K. Takeuchi, "Novel Co-Design of NAND Flash Memory and NAND Flash Controller Circuits for Sub-30 nm Low-Power High-Speed Solid-Stage Drives (SSD)," IEEE J. Solid-State Circuits, vol. 44, no. 4, Apr. 2009, pp. 1227-1234. DOI |
3 | T. Cho et al., "A 3.3 V 1 Gb Multi-level NAND Flash Memory with Non-Uniform Threshold Voltage Distribution," Proc. IEEE ISSCC, San Francisco, CA, USA, Feb. 7, 2001, pp. 28-29. |
4 | T. Cho et al., "A Dual-Mode NAND Flash Memory: 1-Gb Multilevel and High-Performance 512-Mb Single-Level Modes," IEEE J. Solid-State Circuits, vol. 36, no. 11, Nov. 2001, pp. 1700-1706. DOI ScienceOn |
5 | C. Lee et al., "A 32-Gb MLC NAND Flash Memory with Vth Endurance Enhancing Schemes in 32 nm CMOS," IEEE J. Solid-State Circuits, vol. 46, no. 1, Jan. 2011, pp. 97-106. DOI ScienceOn |
6 |
K. Fukuda et al., "A |
7 |
K. Imamiya et al., "A |
8 | R.H. Fowler and L. Nordheim, "Electron Emission in Intense Electric Fields," Proc. Royal Soc., May 1, 1928, pp. 173-181. |
9 | K. Suh et al., "A 3.3 V 32 Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme," Proc. IEEE ISSCC, San Francisco, CA, USA, Feb. 15-17, 1995, pp. 128-129. |
![]() |