1 |
Park, S-K. "Technology Scaling Challenge and Future Prospects of DRAM and NAND Flash Memory," In Memory Workshop (IMW), 2015 IEEE International , pp. 1-4, 2015
|
2 |
Li, Y and Quader, K.N. "NAND flash memory: Challenges and opportunities," Computer, vol. 46, no. 8, pp.23-29, 2013
|
3 |
Takeuchi, Ken. "Novel co-design of nand flash memory and nand flash controller circuits for sub-30 nm low-power high-speed solid-state drives (ssd)," IEEE Journal of Solid-State Circuits, vol. 44, no. 4, pp. 1227-1234, 2009.
DOI
|
4 |
HONG, G. "Analysis of peak current consumption for large-scale, parallel flash memory." In Workshop for Operating System Support for Non-Volatile RAM (NVRAMOS 2011 Spring), Jeju, Korea, April 2011.
|
5 |
Balgeun Yoo, Youjip Won, et al. "SSD characterization: From energy consumption's perspective," in Proceedings of HotStorage, 2011.
|
6 |
Park, Jinha, et al. "Power modeling of solid state disk for dynamic power management policy design in embedded systems," Software Technologies for Embedded and Ubiquitous Systems, pp. 24-35, 2009.
|
7 |
S. Lee, and J. Kim. "Using dynamic voltage scaling for energy-efficient flash-based storage devices," IEEE International SoC Design Conference, 2010.
|
8 |
Grupp, Laura M., et al. "Characterizing flash memory: anomalies, observations, and applications," IEEE International Symposium on Microarchitecture, 2009.
|
9 |
Mohan, Vidyabhushan, Sudhanva Gurumurthi, and Mircea R. Stan. "FlashPower: A detailed power model for NAND flash memory," in Proceedings of the Conference on Design, Automation and Test in Europe, 2010.
|
10 |
Mohan, Vidyabhushan, et al. "Modeling Power Consumption of NAND Flash Memories Using FlashPower," IEEE Transactions on Computer - Aided Design of Integrated Circuits and Systems, vol. 32, no.7, pp. 1031-1044, 2013.
DOI
|