• Proceedings of the IEEK Conference
• /
• 2003.07c
• /
• pp.2589-2592
• /
• 2003

In this paper, a robust mixed H$_2$/H$\_$$\infty$/ output feedback control method is applied to the design of loop filter for PLL carrier phase tracking. The proposed method successfully copes with large S-curve slope uncertainty and a significant decision delay in the closed-loop that may exist In modern receivers due to a convolutional decoder or an equalizer. The objective is to design an output feedback controller which minimizes the H$_2$performance while satisfying the H$\_$$\infty$/ performance to guarantee the gain margin and phase margin for linear time invariant(LTI) polytopic uncertain systems. LMIs based approach is given to solve this problem. We can verify the H$\_$$\infty$/ performance satisfaction and minimize the phase detector error through the simulation result.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.38 no.5
• /
• pp.323-328
• /
• 2001

A new time-to-digital converter is proposed which is based on a capacitor and a counter. The conventional time-to-digital converter requires rather longer processing time than the input time interval to obtain an accurate digital output. The resolution of the converted digital output is constant independent on the input time interval. However this study proposes the circuit in which the converted digital output can be obtained without delay time, and both the input time interval and the resolution can be easily improved through controlling passive device parameters.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.3 no.4
• /
• pp.787-794
• /
• 1999

This paper presents an ENMODL(enhances NORA MODL) circuit and implements a high-speed 32 bit CLA(carry lookahead adder) with the new dynamic logics. The proposed logic can reduce the area and the Propagation delay of carry because output inverters and a clocking PMOS of second stage can be omitted in two-stage MODL(multiple output domino logic) circuits. The 32-bit CLA is implemented with 0.8um double metal CMOS Process and the carry propagation delay of the adder is about 3.9 nS. The ENMODL circuits can improve the performance in the high-speed computing circuits depending on the degree of recurrence.

• Journal of applied mathematics & informatics
• /
• v.20 no.1_2
• /
• pp.513-522
• /
• 2006

This paper considers a robust output feedback $H\infty$ controller design method for singular systems with time-varying delay in state and parameter uncertainty in system matrix by an LMI approach and observer based technique, which can be solved efficiently by convex optimization. The sufficient condition for the existence of controller and the controller design method are presented by strict LMI(linear matrix inequality) approach. Since the obtained condition can be expressed as an LMI form, all variables including feedback gain and observer gain can be calculated simultaneously by Schur complement and changes of variables.

• Proceedings of the IEEK Conference
• /
• 2002.06e
• /
• pp.17-20
• /
• 2002

This paper describes the synthesis of robust and non-fragile Η$^{\infty}$ output feedback controller for parameter uncertain systems with time delay. The sufficient condition of controller existence, and the design method of robust and non-fragile Η$^{\infty}$ output feedback controller are presented. The obtained conditions can be represented as parameterized LMIs, and PLMIs feasibility problems involve infinitely many LMIs hence are very hard to solve. Therefore, PLMIs are replaced by a finite set of LMIs using relaxation techniques(separated convexity concepts). This method is potentially conservative but often provide practically exploitable solutions of difficult problems with a reasonable computational effort. The compatibility of resulting controller is illustrated by numerical example.

• ETRI Journal
• /
• v.25 no.5
• /
• pp.379-386
• /
• 2003

This paper presents the design of a narrow-band channel filter and its group-delay equalizer for a Ka-band satellite transponder. We used an 8th order channel filter for high selectivity with an elliptic-integral function response and an inline configuration. We designed a 2-pole, reflection-type, group-delay equalizer to compensate for the steep variation of the group-delay at the output of the channel filter, keeping the thermal stability at ${\pm}7$ ns of group-delay variation at the band edges over 15-55$^{\circ}C$. We devised a new tuning technique using short-ended dummy cavities and used it for tuning both the filter and equalizer; this removes the necessity of additional tuning after the cavities are assembled. Through measurement, we demonstrate that the group-delay-equalized filter meets the equipment requirements and is appropriate for satellite input multiplexers.

• IEIE Transactions on Smart Processing and Computing
• /
• v.1 no.3
• /
• pp.152-160
• /
• 2012

This paper proposes a frame-level rate control algorithm for low delay video applications to reduce the fluctuations in the bitrate. The proposed algorithm minimizes the bitrate fluctuations in two ways with minimal coding loss. First, the proposed rate control applies R-Q model to all frames including the first frame of every group of pictures (GOP) except for the first one of a sequence. Conventional rate control algorithms do not use any R-Q models for the first frame of each GOP and do not estimate the generated-bit. An unexpected output rate result from the first frame affects the remainder of the pictures in the rate control. Second, a rate-distortion (R-D) cost is calculated regardless of the hierarchical coding structure for low bitrate fluctuations because the hierarchical coding structure controls the output bitrate in rate distortion optimization (RDO) process. The experimental results show that the average variance of per-frame bits with the proposed algorithm can reduce by approximately 33.8% with a delta peak signal-to-noise ratio (PSNR) degradation of 1.4dB for a "low-delay B" coding structure and by approximately 35.7% with a delta-PSNR degradation of 1.3dB for a "low-delay P" coding structure, compared to HM 8.0 rate control.

• Journal of the Korean Society for Aeronautical & Space Sciences
• /
• v.33 no.12
• /
• pp.54-60
• /
• 2005

In this paper, fault tolerant control for aircraft is being discussed. The authors propose a fault tolerant control algorithm based on time delay control. Time delay control is an effective method to deal with unknown dynamics. The proposed algorithm has no parameter to be updated and needs no prior information of faults. These are the primary advantages of the proposed method. The algorithm uses output feedback. The design and the stability condition are presented by following the existing proof. The proposed algorithms are verified by simulation examples.

• The Journal of the Institute of Internet, Broadcasting and Communication
• /
• v.17 no.5
• /
• pp.79-84
• /
• 2017

This paper is a multi-input multi-path (Multiple-input multiple-output: MIMO) using a space-alternating generalized expectation maximization(SAGE) algorithm in the parameter channel and determine the channel estimation performance. Estimated by the algorithm, SAGE time-varying channel environment, the channel parameters estimated from the parameters of the channel measured in the island region 781 of the band in order to compare the performance and compares the original data. This allows you to check the performance of the algorithm SAGE and is highly stable to delay spread (Delay Spread), the diffusion angle of arrival (Arrive of Angular Spread) performance in terms of accuracy down through the SAGE algorithm for estimating a more general calculation parameters.

• Journal of the Institute of Electronics Engineers of Korea SC
• /
• v.46 no.2
• /
• pp.52-60
• /
• 2009

This paper proposes a digital controller for a nonlinear multi-input/multi-output(MIMO) system with time-delayed input. A nonlinear system with multi-input time delay is discretized using Taylor's discretization method, and the discretized system can be converted into a general nonlinear system. Consequently, general nonlinear controller synthesis can be applied to the discretized time-delay system We adopted MAC controller synthesis and verified the performance of the proposed method by conducting computer simulations. The results of the simulation showed that the proposed controller synthesis performs well and the proposed method is useful for controlling a nonlinear time-delay system.