• The Transactions of the Korean Institute of Electrical Engineers
• /
• v.39 no.2
• /
• pp.157-163
• /
• 1990

The PWM inverter investigated in this paper utilizes a bridge type current sharing reactor circuit with tow pairs of complementary transistor at each phase. The driving signals for this inverter are 3 level PWM waves of W type an M type modulation, which are obtained from a microprocessor based on the switching time data obtained by switching position calculation of triangular and sine modulation wave. The output voltage waveforms of this inverter have 5 level phase voltage and 9 level line voltage of PWM. The harmonics of the output voltage are reduced to half when it is compared with single CTI, and the occurrence of harmonics is also reduced.

• Proceedings of the KIPE Conference
• /
• 2003.07b
• /
• pp.630-634
• /
• 2003

This paper proposes a Carrier-Rotation PWM technique that is new solution for the voltage unbalancing problem of flying capacitors in the Flying Capacitor Multi-level Inverter (FCMI).The proposed PWM technique equalizes the utilization of phase leg voltage redundancies corresponding to the charging and the discharging state of flying capacitors during one switching period of all the switches. it also has the same switch utilization and the reduced harmonics of output voltage. Hence, it is more suitable for the FCMI compared with the conventional solutions. Experimental results on the laboratory prototype flying capacitor 3-level inverter confirm the validity of the proposed PWM technique.

• Proceedings of the KIEE Conference
• /
• 1989.07a
• /
• pp.515-517
• /
• 1989

This PWM inverter are used bridge circuit of two pair complementary transistor at each phase. The operation signals are 3 level PWM wave of W type and M type modulation, Which were obtained from switching time data by switching position calculation of triangular and sine wave. The output voltage waveforms of this inverter have the 5 level phase voltage and the 9 level line voltage of PWM.

• Proceedings of the KIPE Conference
• /
• 1998.10a
• /
• pp.535-540
• /
• 1998

This paper discusses a triple stage current source GTO inverter system for high power motor drives. The energy rebound circuit of the triple stage inverter not only controls the spike voltage of the GTO inverter but also facilitates PWM control of the thyristor rectifier operated at unity fundamental input power factor. Based on Pspice simulation and experiments, the principles and PWM pulse pattern for removing specific lower harmonics in the inverter's output current are discussed in detail.

• Proceedings of the KIPE Conference
• /
• 2017.07a
• /
• pp.270-271
• /
• 2017

Cascaded NPC/H-bridge 인버터의 기존 Level-Shift PWM에서는 한 stack에서 전력 및 손실 불균형이 발생하게 된다. 이에 따라 손실 불균형을 개선하기 위해 새로운 Level Shift PWM을 개발하였고, PSIM 9.14를 통해 기존의 PWM 기법들과 비교 분석 하였다.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.54 no.11
• /
• pp.547-552
• /
• 2005

This paper describes a pseudo-random carrier PW technique for the power converters. The proposed method generates a new pseudo-random carrier by randomly composing a carrier with fixed frequency and a carrier with opposition phase. To confirm the validity of the proposed method, a single-phase multi-level inverter was implemented and tested. The experimental results show that the output voltage and current harmonics spectra of an inverter have broadening effect of harmonics, as only simple composition of fixed frequency carries.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.10 no.1
• /
• pp.95-101
• /
• 2005

In this paper, we proposed the electric circuit using one common arm of H-Bridge Inverters to reduce the number of switching component in multi-level PWM inverter combined with H-Bridge Inverters and Transformers. and we proposed the switching method that can be same rate of usage at each transformer. Also, we tested the proposed prototype inverter to clarify the proposed electric circuit and reasonableness of control signal.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.52 no.12
• /
• pp.624-631
• /
• 2003

This paper presents a simple carrier symmetric method for the voltage balance of flying capacitors in FCMLI(flying capacitor multi-level inverter). To achieve the voltage balance of flying capacitors, the utilization of each carrier must be balanced during a half-cycle of the switching period such as PSPWM(Phase-Shifted PWM). However, the CRPWM(Carrier Redistribution PWM) method causes the fluctuation of flying capacitor voltages because the balanced utilization of carriers is not achieved. Moreover, it does not consider that the load current change has an influence on flying capacitor voltages by assuming that the current flows into the load. To overcome the drawbacks of CRPWM, it is modified by the technique that carriers of each band are disposed symmetrically at every fundamental period. Firstly, the CRPWM method is reviewed and the theory on voltage balance of flying capacitors is analyzed. The proposed method is introduced and is verified through the experiment result.

• Journal of Electrical Engineering and Technology
• /
• v.9 no.2
• /
• pp.489-500
• /
• 2014

This paper presents a simple modified unipolar carrier-based pulsewidth modulation (CB-PWM) strategy for the three-level neutral-point-clamped (NPC) voltage source inverter (VSI). Analytical expressions for the relationship between modulation reference signals and output voltages are derived. The proposed modulation technique for the three-level NPC VSI includes the maximum and minimum of the three-phase sinusoidal reference voltages with zero-sequence voltage injection concept. The proposed modified CB-PWM strategy incorporates a novel method that requires only of one triangular carrier wave for generate the gating pulses in three-level NPC VSI. It has the advantages of being simplifying the algorithm with no need of complex two/multi-carrier pulsewidth modulation or space vector modulation (SVM) and it's also simple to implement. The possibility of the proposed CB-PWM technique has been verified though computer simulation and experimental results.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.7 no.2
• /
• pp.111-120
• /
• 2002

The multi-level inverter system is very promising in ac drives, when both reduced harmonic contents and high power are required. In case of multi-level inverter system, the loss of switch devices cannot be analyzed by conventional methods. The reason is that the loss of each the switch device is different from one another unlike 2-level. In this paper, a simple and accurate method of computing conduction and switching loss is proposed for multi-level inverter system. The validity of the proposed method is proven for 3-level and 4-revel diode clamped inverter system.