• Journal of IKEEE
• /
• v.23 no.1
• /
• pp.254-260
• /
• 2019

The failure rate of bidirectional dc-to-dc converter is predicted through the failure mode and effect analysis (FMEA) and the fault-tree analysis (FTA) considering the operational risk. In order to increase the driving voltage of the electric vehicle efficiently, the bidirectional converter is attached to the front of the inverter. It has a boost mode for discharging battery power to the dc-link capacitor and a buck mode for charging the regenerative power to the battery. Based on the results of the FMEA considering the operating characteristics of the bidirectional converter, the fault-tree is designed considering the risk of the converter. After setting the design parameters for the MCU for the electric vehicle, we analyze the failure rate of the capacitor due to the output voltage ripple and the inductor component failure rate due to the inductor current ripple. In addition, we obtain the failure rate of major parts according to operating temperature using MIL-HDBK-217F. Finally, the failure rate and the mean time between failures (MTBF) of the converter are predicted by reflecting the part failure rate to the basic event of the fault-tree.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.3 no.1
• /
• pp.70-76
• /
• 1998

A switch-mode AC/DC converter with high input power factor and sinusoidal input current waveforms is analyzed and modelled for computer simulation. The developed mathematical model for this converter can be used to examine the transient and steady-state performance for selecting the proper ratings of filter, boost inductor and semiconductor devices or the effects of this converter under normal and fault operating conditions on the associated power systems. The proposed model and computer programs are confirmed by comparing with the experimental results.

• Proceedings of the KIEE Conference
• /
• 1996.11a
• /
• pp.363-366
• /
• 1996

A FB-ZVS(Full Bridge Zero Voltage Switching) PWM DC/DC converter for electric vehicles is simulated and implemented in this paper. The converter considered is a step-down DC/DC converter with the ratings of 312/13.5V and 1.35kW. The steady state operation of this converter is divided into six operating modes in case of continuous current mode and eight operating modes in case of discontinuous current mode. Digital simulations using PSpice are carried out to verify the steady-state analysis. A prototype converter was built in the laboratory. MOSFETs were used for swithching devices and fast recovery diodes to reduce the charge storage problem of a pn-junction.

• Journal of Electrical Engineering and Technology
• /
• v.5 no.1
• /
• pp.171-178
• /
• 2010

Resonant parametric perturbation (RPP) method is an effective non-feedback method for controlling chaos. In this paper, the above method is applied for the current programmed buck-boost dc-dc converter which exhibits chaotic for wide parameter variations. The different possible operating regimes leading to chaotic operation of the current mode controlled buck-boost converter is discussed and the control of chaos by RPP method is demonstrated through computer simulations and experimental studies. The converter is stabilized to period 1 operation practically.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.19 no.4
• /
• pp.349-356
• /
• 2014

As the turns ratio of the tapped-inductor contributes to the step-up ratio, the tapped-inductor boost (TIB) converter has significantly increased level of difficulties in its analysis and design compared to the conventional boost converter where the duty ratio is the sole factor affecting the step-up ratio. In this paper, the operation of the continuous current mode TIB converter is briefly reviewed, the characteristics are analyzed in detail, and a design guideline optimizing the loss in the tapped-inductor is presented with a practical design example. Finally, experimental results from a 12V/120V prototype for 0.25A LED driver application are also presented to confirm the design.

• Proceedings of the KIEE Conference
• /
• 1998.11a
• /
• pp.117-120
• /
• 1998

This paper proposes a new high efficiency single-phase AC-DC boost converter for power factor correction. Lossless commutation circuit is interposed in the proposed converter for soft-switching. Due to this commutation circuit, the converter operates in 9 mode. In spite of changing input voltage and load, It attracts a constant DC output voltage because of the PWM control scheme using both the output voltage feedback and the input voltage feedforward. The converter is suitable for high power applications and operates in continuous conduction mode. In this paper, a 2.4[kW] converter is designed and simulated.

• Journal of Semiconductor Engineering
• /
• v.3 no.1
• /
• pp.154-160
• /
• 2022

In this paper, we design a DC-DC boost converter with RF noise immunity to supply a stable positive output voltage for OLED displays. For RF noise immunity, an input voltage variation reduction circuit (IVVRC) is adopted to ensure display quality by reducing the undershoot and overshoot of output voltage. The boost converter for a positive voltage Vpos operates in the SPWM-PWM dual mode and has a dead-time controller using a dead-time detector, resulting in increased power efficiency. A chip was fabricated using a 0.18 um BCDMOS process. Measurement results show that power efficiency is 30% ~ 76% for load current range from 1 mA to 100 mA. The boost converter with the IVVRC has an overshoot of 6 mV and undershoot of 4 mV compared to a boost converter without that circuit with 18 mV and 20 mV, respectively.

• Journal of Advanced Marine Engineering and Technology
• /
• v.36 no.6
• /
• pp.844-849
• /
• 2012

In this paper, a bidirectional Zeta-Flyback converter is proposed. The topology of the proposed converter is analyzed, which is superposition of bidirectional Flyback converter mode and bidirectional Zeta converter mode in a cycle. The proposed converter allows power flow in either a forward direction or a backward direction. Bidirectional power flow is obtained by a transformer and components. The proposed converter's output is controlled by duty of constant frequency PWM of switch. Compared to conventional bidirectional isolated DC-DC converters, the proposed isolated bidirectional DC-DC converter has high power density and high transformer utilization. To confirm the proposed converter, the simulation and experimental results are presented.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.27 no.4
• /
• pp.356-366
• /
• 2022

This paper presents a mode transition method that applies frequency compensation technique of an LLC resonant converter for stable mode transition. LLC resonant converters used in various applications require high efficiency and high power density. However, because of circuit property, a wider voltage gain range equates to a greater circuit loss, so maintaining high efficiency at all voltage gain ranges is difficult. In this case, full bridge-half bridge mode transition method can be used, which maintains high efficiency even in a wide voltage gain range. However, this method causes damage to the circuit through overcurrent by the mode transition. This study analyzes the cause of the problem and proposes a mode transition method that applies frequency compensation technique to solve the problem. The proposed method verifies the stable transition through simulation analysis and experimental results.

• ETRI Journal
• /
• v.26 no.6
• /
• pp.555-559
• /
• 2004

We propose an efficient digital IF down converter architecture for dual-mode WCDMA/cdma2000 based on the concept of software defined radio. Multi-rate digital filters and fractional frequency conversion techniques are adopted to implement the front end of a dual-mode receiver for WCDMA and cdma2000. A sub-sampled digital IF stage was proposed to support both WCDMA and cdma2000 while lowering the sampling frequency. Use of a CIC filter and ISOP filter combined with proper arrangement of multi-rate filters and common filter blocks resulted in optimized hardware implementation of the front end block in 292k logic gates.