• Journal of Power Electronics
• /
• v.10 no.6
• /
• pp.673-679
• /
• 2010

Input-series-output-parallel (ISOP) connected DC-DC converters enable low voltage rating switches to be used in high voltage input applications. In this paper, a DSP is adopted to generate digital phase-shifted PWM signals and to fulfill the closed-loop control function for ISOP connected two full-bridge DC-DC converters. Moreover, a stable output current sharing control strategy is proposed for the system, with which equal sharing of the input voltage and the load current can be achieved without any input voltage control loops. Based on small signal analysis with the state space average method, a loop gain design with the proposed scheme is made. Compared with the conventional IVS scheme, the proposed strategy leads to simplification of the output voltage regulator design and better static and dynamic responses. The effectiveness of the proposed control strategy is verified by the simulation and experimental results of an ISOP system made up of two full-bridge DC-DC converters.

• KIEE International Transactions on Electrophysics and Applications
• /
• v.2C no.5
• /
• pp.253-257
• /
• 2002

A new Current-Controlled Driving Method that can drive AC PDPs with low voltage and high luminous efficiency for the sustaining period is presented. In this driving method, the voltage source is connected to a storage capacitor and the stored voltage is delivered to the panel through LC resonance. Thus, this driving method can drive the panel with a voltage source as low as about half of the voltage necessary in the conventional driving methods. The discharge current flowing into the AC PDP is limited in this method. Thus, the power consumption for the discharge is reduced and the discharge input power to output luminance efficiency is improved. Experimental results using this driving method showed that we could drive an AC PDP with a voltage source as low as 146V and that high luminous efficiency of 1.33 1m／W can be achieved.

• Journal of IKEEE
• /
• v.10 no.2 s.19
• /
• pp.149-155
• /
• 2006

In this study, the design of low voltage DC-DC converter with low triggering ESD (Electro-Static Discharge) protection circuit was investigated. The purpose of this paper is design optimization for low voltage(2.5V to 5.5V input range) DC-DC converter using CMOS switch. In CMOS switch environment, a dominant loss component is not switching loss but conduction loss at 1.2MHz switching frequency. In this study a constant frequency PWM converter with synchronous rectifier is used. And zener Triggered SCR device to protect the ESD phenomenon was designed. This structure reduces the trigger voltage by making the zener junction between the lateral PNP and base of lateral NPN in SCR structure. The triggering voltage was simulated to 8V.

• Proceedings of the KIPE Conference
• /
• 2000.07a
• /
• pp.163-167
• /
• 2000

This paper presents the digital control of single-phase power factor correction(PFC) converter which has the variable gain according to the condition of inner control loop error. Generally the gain of inner current control loop in single-stage PFC converter has a constant magnitude. This has a bad influence on the power factor because current loop doesn't operate smoothly in the condition that input voltage is low In particular a digital controller has more time delay than an analog controller and degrades This drops the phase margin of the total digital PFC system,. It causes the problem that the gain of current control loop isn't increased enough. In addition the oscillation happens in the peak value of the input voltage open loop PFC system gain changes according to ac input voltage. These aspects make the design of the digital PFC controller difficult The digital PFC controller presented in this paper has a variable gain of current control loop according to input voltage. The 1kW converter was used to verify the efficiency of the digital PFC controller.

• Journal of Power Electronics
• /
• v.10 no.3
• /
• pp.293-299
• /
• 2010

In this paper, a single-phase PFC (Power Factor Correction) dual boost converter based on input voltage estimation is studied for DC inverter air conditioner. It is focused on improving input power factor and power quality to satisfy the recent harmonic current regulation standards. Furthermore the input voltage estimation is introduced for price competitive products. A low cost and reasonable control system is implemented using a specified high-speed 32-bit microprocessor. Their effectiveness are verified through theoretical analysis and experiments.

• Journal of Power Electronics
• /
• v.16 no.3
• /
• pp.925-935
• /
• 2016

This paper proposes a new interleaved double-input three-level Boost (DITLB) converter, which is composed of two boost converters indirectly in series. Thus, a high voltage gain, together with a low component stress and a small input current ripple due to the interleaved control scheme, is achieved. The operating principle of the DITLB converter under the individual supplying power (ISP) and simultaneous supplying power (SSP) mode is analyzed. In addition, closed-loop control strategies composed of a voltage-current loop and a voltage-balance loop, have been researched to make the converter operate steadily and to alleviate the neutral-point imbalance issue. Experimental results verify correctness and feasibility of the proposed topology and control strategies.

• Journal of Power Electronics
• /
• v.6 no.3
• /
• pp.271-278
• /
• 2006

A new high efficiency zero-voltage and zero-current switching (ZVZCS) bidirectional DC/DC converter is proposed in this paper. The proposed converter consists of two symmetric half-bridge cells as the input and output stages. MOSFETs of input stage are turned-on in ZVS condition, and those of output stage are turned-off in ZCS condition. In addition, MOSFETs of input and output stages have low voltage stresses clamped to input and output voltage, respectively. Therefore, the proposed converter has high efficiency and high power density. The operational principles are analyzed and the advantages of the proposed converter are described. The 300W prototype of the proposed converter is implemented for 42V hybrid electric vehicle (HEV) application in order to verify the operational principles and advantages.

• ETRI Journal
• /
• v.31 no.5
• /
• pp.576-584
• /
• 2009

A novel tunable transconductor is presented. Input transistors operate in the triode region to achieve programmable voltage-to-current conversion. These transistors are kept in the triode region by a novel negative feedback loop which features simplicity, low voltage requirements, and high output resistance. A linearity analysis is carried out which demonstrates how the proposed transconductance tuning scheme leads to high linearity in a wide transconductance range. Measurement results for a 0.5 ${\mu}m$ CMOS implementation of the transconductor show a transconductance tuning range of more than a decade (15 ${\mu}A/V$ to 165 ${\mu}A/V$) and a total harmonic distortion of -67 dB at 1 MHz for an input of 1 Vpp and a supply voltage of 1.8 V.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.38 no.10
• /
• pp.754-764
• /
• 2001

Class A bipolar second-generation current conveyor (CCII) with low current-input impedance and its offset-compensated CCII for high-accuracy current-mode signal processing are proposed. The CCIIs consist of a regulated current-cell for current input, a emitter follower for voltage input, and a cascode current mirror lot current output. In these architecture, the two input stages are coupled by current mirror to reduce the current input impedance. Experiments show that the CCII has impedance of 8.4 Ω and offset voltage of 40 mV at current input terminal. To reduce this offset, the offset-compensated CCII adopts diode-connected npn and pnp transistor in the proposed CCII. Experiments show that the offset-compensated CCII has current input impedance of 2.1 Ω and offset voltage of 0.05 mV. The 3-dB cutoff frequency of the CCIIs when used as a voltage follower extends beyond 30 MHz. The power dissipation is 7.0 mW

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.63 no.3
• /
• pp.358-366
• /
• 2014

This paper proposes a quasi Z-source AC-AC converter with the low DC voltage distribution capability operating as a power electronic transformer. The proposed system has configuration that the input terminals of two quasi Z-source AC-AC converters are connected in parallel, also their output terminal are connected in series. Simple control method of duty ratio was proposed for the in phase buck-boost AC voltage mode and the DC output voltage control. DSP based experiment and PSIM simulation were performed. As a result, the PSIM simulation results were same with the measured results. By controlling the duty ratio under the condition of 100 [${\Omega}$] load, quasi Z-source AC-AC converter could buck and boost the AC output voltage in phase with the AC input voltage, and the same time, the constant DC voltage could be output without affecting the AC output characteristics. And, the DC output voltage 48[V] was constantly controlled in dynamic state in case while the load is suddenly changed ($50[\Omega]{\rightarrow}100[\Omega]$). From the above result, we could know that the quasi Z-source AC-AC converter can act as a power electronic transformer with a low DC voltage distribution capability.