• Proceedings of the IEEK Conference
• /
• 1998.10a
• /
• pp.519-522
• /
• 1998

The Constructive Battle simulation Model is very important to the recent military training for the substitution of the field training. However, real battlefield systems operate under rea-time conditions, they are inherently distributed, concurrent and dynamic. In order to reflect these properties by the computer-based simulation systems which represent real world processes, we have been developing constructive simulation model for several years. The constructive simulation system is one of the famous real-time system software, nd the one common feature of all real-time systems is defined as the correctness of the system depend not only on the logical result of computation, but also on the time at which the results are produced. Conventionally, scheduling and resource allocation activities which have timing constraints are major problem of real-time computing systems. To overcome these constraints, we elaborated on these issues and developed the simulation system on commercially available hardware and operating system with lock-free resource allocation scheme and rae monotonic scheduling.

• Proceedings of the IEEK Conference
• /
• 2003.07c
• /
• pp.2625-2628
• /
• 2003

Phase locked loops are widely used in many applications such as frequency synthesis, clock/data recovery and clock generation. In nearly all the PLL applications, low jitter and fast locking time is required. Without using adaptive loop filter, this paper proposes very simple method for improving locking time and jitter reduction simultaneously in charge pump PLL(CPPLL) using Daul Phase/Frequency Detector(Dual PFD). Based on the proposed scheme, the lock time is improved by 23.1％, and the jitter is reduced by 45.2％ compared with typical CPPLL.

• Water for future
• /
• v.12 no.1
• /
• pp.60-71
• /
• 1979

In general, the lock structure is built at place of having great deal range for dealing with effective ships operation such as in the west coast of Korea. In Inchon harbour, the two locks of 10 KT and 50 KT tonnage class in total has been constructed for several years age, however, it has been recorded many waiting vessels at outer harbour due to the increment of oceangoing vessels & shortage of berthing facilities in accordance with beyond expectation of cargo amount increment. This paper attempts to solves the waiting vessels problem at outer harbour by simulation in applying queing theory. It is found that the simulation results such as average queue time, service time, and queue length during lock operation can be applied to find the minimum of the cost function for determination of optimum Lock Size

• Transactions of the Korean Society of Mechanical Engineers B
• /
• v.27 no.11
• /
• pp.1645-1654
• /
• 2003

When vortex shedding is locked-on to a single frequency oscillatory flow, the variations of vortex dynamics are investigated using a time-resolved PIV system. Wake regions of recirculation and vortex formation, dynamic behavior of the shed vortices and the Reynolds stress fields are measured in the wake-transition regime at the Reynolds number 360. In the lock-on state, reduction of the wake region occurs and flow energy distributed downstream moves upstream being concentrated near the cylinder base. To observe the dynamic behavior of the shed vortices, the trajectory of the vortex center extended to the inside of the wake bubble is considered, which describes well the formation and evolution processes. The Reynolds stresses and their contributions to overall force balance on the wake bubble manifest the increase of the drag force by the lock-on.

• Journal of the Korean Society for Nondestructive Testing
• /
• v.32 no.3
• /
• pp.276-283
• /
• 2012

In this study, it was studies the utilization of LIT(lock-in infrared thermography) which can detect defects in welded parts of ship and offshore structures. Quantitative analysis was used through methods of filtering and texture measurement of image processing techniques to find the optimized experimental condition. We verified reliability in our methods by applying image processing techniques in order to normalize evaluations of comparative images that show phase difference. In addition, low to mid exposure showed good results whereas high exposure did not provide significant results in regards to intensity of light exposure on surface. Lock-in frequency was satisfactory around 0.1 Hz regardless of intensity of light source we had. In addition, having the integration time of thermography camera inversely proportional to intensity of exposed light source during the experiment allowed good outcome of results.

• Proceedings of the Korean Institute of Navigation and Port Research Conference
• /
• v.2
• /
• pp.223-228
• /
• 2006

The main purpose of this paper is to describe the code tracking performance of a non-coherent digital delay lock loop (DLL) or coherent DLL while tracking GNSS signal in the presence of signal masking. The masking effect is usually caused by buildings that obscure the signal in either a periodic or random manner. In some cases, ideal masking is used to remove random or periodic interference. Three types of the masked signal are considered - no masking, periodic masking, and random masking of the signal input to the receiver. The mean time to lose lock (MTLL) of the code tracking loop are evaluated, and some numerical result and simulation results are reported. Finally, the steadystate tracking errors on the performance of the tracking loop in interference environment are also presented.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.43 no.9 s.351
• /
• pp.10-16
• /
• 2006

This paper presents a fast switching CMOS frequency synthesizer with a new coarse tuning scheme for PHS applications. The proposed coarse tuning method selects the optimal tuning capacitances of the LC-VCO to optimize the phase noise and the lock-time. The measured lock-time is about $20{\mu}s$ and the phase noise is -121dBc/Hz at 600kHz offset. This chip is fabricated with $0.25{\mu}m$ CMOS technology, and the die area is $0.7mm{\times}2.1mm$. The power consumption is 54mW at 2.7V supply voltage.

• Journal of the Korean Society for Nondestructive Testing
• /
• v.31 no.2
• /
• pp.157-164
• /
• 2011

This work is devoted to the technique application of lock-in infrared Thermography in the shipbuilding and ocean engineering industry. For this purpose, an exploratory study to find the optimized test conditions is carried out by the design of experiments. It has been confirmed to be useful method that the phase contrast images were quantified by a reference image and weighted by defect hole size. Illuminated optical intensity of lower or medium strength give a good result for getting a phase contrast image. In order to get a good phase contrast image, lock-in frequency factors should be high in proportion to the illuminated optical intensity. The integration time of infrared camera should have been inversely proportional to the optical intensity. The other hand, the difference of specimen materials gave a slightly biased results not being discriminative reasoning.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.18 no.1
• /
• pp.16-24
• /
• 1981

The delay-lock loop (DLL) is a statistically optimum device for tracking the de]ay difference between two correlated waveforms. In this paper an extended n - $\Delta$ (n=1,2,3‥‥) DLL is described, and its baseband performance including the frequency to lose lock is analyzed. The present DLL system employs a correlator and a pseudonoise sequence synthesizer that has been improved from the previously used ones The shape of the correlator characterigtic has the form of expanded S-curve. Despite of increase noise, this extended DLL has desirable characteristics in tracking range and initial synchronization time. Comparing a 3 - $\Delta$ DLL with a 1 - A DLL, the former Bives three times faster initial synchronization time with the serial synchronization method, and gives two times immunity against doppler shift.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2015.10a
• /
• pp.560-563
• /
• 2015

Door lock system is used for the conventional method by using a key or a card, a pad Replication, loss, and the risk of damage, and has a problem that exposure to others. In this paper, Bluetooth communication and OTP built into smartphones in order to complement the existing door lock system problems OTP(One-Time-Password), Hide-Key utilizing the authentication method and the Arduino smartphone-based design of wireless OTP door lock system by enabling users it allows for more convenient and safe life free from the risk of theft and robbery.