• 제목/요약/키워드: interrupt vector

검색결과 11건 처리시간 0.024초

VHDL을 이용한 확장 인터럽트 제어기의 설계 (Design of the Expanded Interrupt Controller using VHDL)

  • 박성수;박승엽
    • 한국정보통신학회논문지
    • /
    • 제7권3호
    • /
    • pp.558-567
    • /
    • 2003
  • 고성능 모터제어에 이용되는 대부분의 디지털 시그널 프로세서(DSP)에는 외부 인터럽트 입력 채널이 4개 정도 제공되고 있다. 그러나, 모터제어에서 이용될 수 있는 외부 인터럽트의 수는 이보다 훨씬 많은 수이다. 8259와 같은 상용화된 프로그램 가능한 인터럽트 제어기는 8채널의 입력을 기본으로 하고 있으며 보다 많은 인터럽트 입력을 이용하고자 할 경우 이를 종속 연결하여 채널을 확장시켜야 한다. 그리고 모터제어용 마이크로프로세서와의 인터페이스에 있어서 불편한 점이 있으므로 본 논문에서는 상용화된 인터럽트 제어기가 아닌 모터제어용 마이크로프로세서와의 인터페이스에 더욱 적합한 인터럽트 제어기의 구현과 기타의 주변장치들이 구현된 프로그램 가능한 디바이스의 소자 이용률을 높히기 위하여 모터제어에 필요한 수만큼 인터럽트 입력채널을 14채널로 확장한 인터럽트 제어기를 VHDL을 이용하여 설계하였다. 이를 위하여 간단한 인터럽트 제어기의 모델을 제안하였으며, 시뮬레이션을 통해 설계된 제어기의 유용성을 확인하였다.

80296SA를 이용한 영구자석 동기전동기 벡터제어의 완전 디지털화 (A fully digitized Vector Control of PMSM using 80296SA)

  • 안영식;배정용;이홍희
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 1998년도 연구회 합동 학술발표회 논문집
    • /
    • pp.5-8
    • /
    • 1998
  • The adaptation to vector control theory is so generalized that it is widely used for implementing the high-performance of AC machine. Nowadays, One-Chip microprocessors or DSP chips are being well-used to implement Vector Control algorithm. DSP Chip have less flexibility for memory decoding and I/O rather than One-Chip microprocessor so that is requires more additional circuit and high cost. And the past One-Chip micro processors have difficult of implementation the complex algorithm because of small memory capacity and low arithmetic performance. Therefore we implemented the vector control algorithm of PMSM(Permanent Magnetic Synchronous Motors) using 80296SA form intel , which have many features as 6M memory space, 500MHz clock frequency, including memory decoding circuit and general I/O, Special I/O(EPA, Interrupt controller, Timer/Count, PWM generator) which is proper controller for the complex algorithm or operation program requiring so much memory capacity, So in this paper we fully digitized the vector control of PMSM included SVPWM Voltage controller using the intel 80296SA

  • PDF

MANET에서 Interrupt message를 이용한 AODV 라우팅 프로토콜의 성능 개선 (Performance Enhancement of AODV Routing Protocol Using Interrupt Message in MANET)

  • 이윤경;김주균
    • 한국통신학회논문지
    • /
    • 제38B권10호
    • /
    • pp.785-800
    • /
    • 2013
  • MANET 환경에서 AODV는 요구기반 방식으로써의 장점을 갖지만 다른 라우팅 프로토콜들에 비해 제어 패킷 오버헤드가 크다는 단점도 가지고 있다. 본 논문은 로컬 연결의 탐지와 이웃 목록을 유지하기 위해 주기적으로 브로드캐스트하는 Hello message로 인한 문제점을 개선한다. 주기적인 Hello message는 패킷 전달률과 제한된 대역폭의 효율성을 감소시키고, 제어 패킷 오버헤드를 증가시켜 잔존 에너지량과 네트워크 수명을 감소시킨다. 또한 AODV에서의 주기적인 Hello message는 "Reactive"하지 않은 방식이기 때문에 많은 논쟁의 근원이었다. 이러한 문제점을 개선하기 위해 본 연구에서는 인터럽트 방식을 이용하여 주기적인 Hello message를 제거함으로써 제어 패킷 오버헤드를 줄여 성능을 개선하였다. 기존의 AODV와 제안된 mod_AODV의 성능은 QualNet 5.0을 이용하여 실험 분석하였고, 실험 결과는 시뮬레이션 파라메터들의 변화에 대한 모든 성능 매트릭들에서 mod_AODV가 전반적으로 우수한 성능을 보였다.

ARM 코어 시스템 기반 예외 처리를 위한 벡터 테이블 구성 및 인터럽트 제어 (Vector Table Composition and Interrupt Control for Exception Handling Based on ARM Core System)

  • 정준영;정민수;권오형
    • 한국정보과학회:학술대회논문집
    • /
    • 한국정보과학회 2000년도 봄 학술발표논문집 Vol.27 No.1 (A)
    • /
    • pp.457-459
    • /
    • 2000
  • 최근 이동단말기나 PDA, 스마트폰과 같은 정보기기나 디지털 가전기기의 사용이 증대됨에 따라, ARM코어 시스템을 기반으로 하는 프로세서와 이를 운영하기 위한 소프트웨어 수요도 증가하고 있다. 본 논문은 프로세서를 운영하기 위한 소프트웨어 중에서 예외처리를 위한 일반적인 인터럽트 제어를 다룬다. ARM 시스템 상에서 임의의 주변 장치(타이머/카운터)에 의해 발생하는 인터럽트 처리 과정과 예외처리를 제어하기 위한 벡터 테이블을 구성하는 방법에 대해 분석한다. 그리고 인터럽트를 처리하는 인터럽트 코드부분과 벡터 테이블내의 인터럽트의 상호 연관성에 대해 논의한다.

  • PDF

MPC5554를 이용한 HEV용 IPMSM 벡터제어 (IPMSM Vector Control using MPC5554 for HEV)

  • 문정송;이정효;하인용;원충연
    • 한국철도학회:학술대회논문집
    • /
    • 한국철도학회 2010년도 춘계학술대회 논문집
    • /
    • pp.213-219
    • /
    • 2010
  • MCU(Micro Controller Unit) used for the automobiles has been required for improving of the safety and high reliability. Also, the necessity of high performance MCU equipped with high fuel-efficiency has been risen according to increased requests of high fuel-efficiency and improving the occupants safety with the development of intelligent vehicles and future vehicles. The MPC5554 32-bit embedded controller, made by Freescale Semiconductor, specialized in the part of the power train provides the high reliability, fast interrupt process and real-time control. In This paper, the investigation on IPMSM using MPC5554 has been performed. Also SVPWM(Space Vector Pulse Width Modulation) is implemented to the servo system.

  • PDF

저전압 고성능 DSP를 이용한 AC 서보모터 제어 (AC Servo Motor Control Using Low Voltage High Performance DSP)

  • 최치영;홍선기
    • 반도체디스플레이기술학회지
    • /
    • 제3권1호
    • /
    • pp.21-26
    • /
    • 2004
  • Recently with the development of power switching device and DSP which has peripheral devices to control AC servo system, the servo technology has met a new development opportunity. Those things make it possible to reduce the time of developing a AC servo system. Fixed point DSP such as TMS320F240x, and TMS320F28x series have a disadvantage in calculating floating number where TMS320C32 or TMS320C31 are floating point DSP. However they usually become a complex hardware system to implement the AC servo system and it increases the cost. In this study, a DSP based AC servo system with a 3-phase PMSM is proposed. The newly produced DSP TMX320F28l2-version C which has the performance of fast speed, 150MIPS, and a rich peripheral interface such as a 12bit high speed AD converter, QEP(Quadrature Encoder Pulse) circuit, PDPINT(Power Drive Protect Interrupt), SVPWM module and dead time module are used. This paper presents a method to overcome fixed point calculating using scaling all parameters. Also space vector pulse width modulation (SVPWM) using off-set voltage and a digital PI control are implemented to the servo system.

  • PDF

무선 LAN MAC 계층 설계 및 구현 (Design and Implementation of MAC Protocol for Wireless LAN)

  • 김용권;기장근;조현묵
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2001년도 하계종합학술대회 논문집(1)
    • /
    • pp.253-256
    • /
    • 2001
  • This paper describes a high speed MAC(Media Access Control) function chip for IEEE 802.11 MAC layer protocol. The MAC chip has control registers and interrupt scheme for interface with CPU and deals with transmission/reception of data as a unit of frame. The developed MAC chip is composed of protocol control block, transmission block, and reception block which supports the BCF function in IEEE 802.11 specification. The test suite which is adopted in order to verify operation of the MAC chip includes various functions, such as RTS-CTS frame exchange procedure, correct IFS(Inter Frame Space)timing, access procedure, random backoff procedure, retransmission procedure, fragmented frame transmission/reception procedure, duplicate reception frame detection, NAV(Network Allocation Vector), reception error processing, broadcast frame transmission/reception procedure, beacon frame transmission/reception procedure, and transmission/reception FIEO operation. By using this technique, it is possible to reduce the load of CPU and firmware size in high speed wireless LAN system.

  • PDF

저항성 누전전류에 의하여 동작하는 새로운 누전차단기 (The New Residual Current Protective Devices Operating by Resistive Leakage Current)

  • 함승진;한송엽;고창섭
    • 전기학회논문지
    • /
    • 제57권2호
    • /
    • pp.198-207
    • /
    • 2008
  • The conventional Residual Current Protective Devices(RCD, or earth leakage circuit breaker, ELB) operates depending on the total leakage current which is the vector-sum of resistive and capacitive components of a leakage current. However, the electric disaster such as electric shock or fire is mainly caused by the resistive component. Therefore, in this view point, the RCD is more realistic when it operates by the resistive component of the leakage current. In this paper, a new algorithm for measuring the resistive leakage current from the total leakage current is suggested, and is realized to an actual circuit. According to the suggested algorithm, the resistive component of the leakage current can be found by integrating the total leakage current over only a half cycle of the line voltage, and it is realized by using analog switches and resettable integrators. It is confirmed through experiments that the suggested algorithm detects, within maximum average error of 6.74%, the resistive leakage current from the total leakage current, and the RCD employing the suggested algorithm brakes the circuit within the regular interrupt time(30msec).

적분기를 이용한 저항성 누전전류 작동방식 누전차단기 개발 (Development of an Earth Leakage Breaker Operating by Resistive Leakage Current using a Resetable Integrator)

  • 함승진;한송엽;고창섭
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2007년도 제38회 하계학술대회
    • /
    • pp.917-918
    • /
    • 2007
  • The former earth leakage breaker is operating by total leakage current which is the vector-sum of resistive leakage current and capacitive leakage current. However, the electric disaster like the electric shock and fire is caused mainly by resistive leakage current. Therefore, the earth leakage breaker is ideal when it is operating by resistive leakage current. In this paper, the theory for finding the component of resistive leakage current from total leakage current is suggested and it is embodied to actual circuit. The resistive leakage current can be found by integrating the total leakage current during half cycle of line voltage. Thus, we can simply find resistive leakage current by using OP-AMP integrators, and we can confirm that the resistive leakage current is computed exactly from total leakage current obtained by resistive leakage current and capacitive leakage current. The results that the earth leakage breaker is operating within regular interrupt time are verified when the former earth leakage breaker's controller circuit is replaced by the proposed controller circuit.

  • PDF

Multi-resistance strategy for viral diseases and in vitro short hairpin RNA verification method in pigs

  • Oh, Jong-nam;Choi, Kwang-hwan;Lee, Chang-kyu
    • Asian-Australasian Journal of Animal Sciences
    • /
    • 제31권4호
    • /
    • pp.489-498
    • /
    • 2018
  • Objective: Foot and mouth disease (FMD) and porcine reproductive and respiratory syndrome (PRRS) are major diseases that interrupt porcine production. Because they are viral diseases, vaccinations are of only limited effectiveness in preventing outbreaks. To establish an alternative multi-resistant strategy against FMD virus (FMDV) and PRRS virus (PRRSV), the present study introduced two genetic modification techniques to porcine cells. Methods: First, cluster of differentiation 163 (CD163), the PRRSV viral receptor, was edited with the clustered regularly interspaced short palindromic repeats-CRISPR-associated protein 9 technique. The CD163 gene sequences of edited cells and control cells differed. Second, short hairpin RNA (shRNAs) were integrated into the cells. The shRNAs, targeting the 3D gene of FMDV and the open reading frame 7 (ORF7) gene of PRRSV, were transferred into fibroblasts. We also developed an in vitro shRNA verification method with a target gene expression vector. Results: shRNA activity was confirmed in vitro with vectors that expressed the 3D and ORF7 genes in the cells. Cells containing shRNAs showed lower transcript levels than cells with only the expression vectors. The shRNAs were integrated into CD163-edited cells to combine the two techniques, and the viral genes were suppressed in these cells. Conclusion: We established a multi-resistant strategy against viral diseases and an in vitro shRNA verification method.