• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.7 no.3
• /
• pp.558-567
• /
• 2003

Most digital signal processors provide 4 external interrupt input channels. But these are not sufficient for external interrupts of motor controls. Customized programmable interrupt controller, 8259, has 8 interrupt channels. Therefore, in the case of more external interrupt channels are needed, designers must expand by cascading the 8259. And this, 8259 device, have some inconvenience of interfacing the microprocessor in motor controls. In this paper, the expanded interrupt controller with 14 sufficient interrupt input channels for motor controls is designed using VHDL on the purpose of interfacing the microprocessor to the interrupt controller more compatibly and increasing the device utilization of FPGA/CPLD designed another peripherals. The interrupt controller model and each function blocks is proposed and illustrated. Simulation result are presented to estimate the designed interrupt controller.

• Journal of Industrial Technology
• /
• v.24 no.A
• /
• pp.83-90
• /
• 2004

Generally, electronic appliances are used on the basis of normal power source supply. The power source inevitably includes the abnormal condition, such as, sudden voltage sagging, power interrupt, and induced noises. As the electronic appliances which include micro-controller-based circuits are being increased recently, the controller circuit sometimes malfunctions by the abnormal condition of the power source. This situation causes serious problems such as hitch of electric appliance, fire and medical instrument glitch, which produces serious situations. In this paper, development of power interrupt tester which is highly suitable for an endurance test device under abnormal power source to microprocessor-based circuits is proposed 89C2051 microcontroller is performed to make power interrupt signal, and software controls peripheral hardwares and built-in functions. Experimental results of this study will offer a good application to electronic appliance maker as a test device of hardware and software debugging use.

• Proceedings of the KIEE Conference
• /
• 2003.11c
• /
• pp.962-964
• /
• 2003

In this paper, development of portable power interrupt tester to evaluate microprocessor based control circuits for an endurance under abnormal power source. 89C2051 micro-controller is performed to make power interrupt signal, and software controls peripheral hardwares and built-in functions. Experimental results of this study will offer a good application to electronic appliance maker as a test device of hardware and software debugging use.

• Journal of Institute of Control, Robotics and Systems
• /
• v.9 no.5
• /
• pp.354-360
• /
• 2003

For the convenient use of high performance microprocessor in motor control, peripheral devices are needed for converting its control signals to compatible ones for motor drive. Customized devices are not plentiful far these purposes and their functions do not usually satisfied designers specification. The designers used to implement these functions on FPGA or CPLD using hardware description language. Then, in this case unessential programs are needed for control the peripherals. In this paper, a unified device model that links peripheral devices, including especially the pulse width modulation controller and the quadrature encoder interface device, to an interrupt controller is proposed. Advanced functions of peripherals could be achieved by this model and unessential programs can be simplified. Block diagrams and flowcharts are presented to illustrate the advanced functions. This unified device was designed using VHDL. The simulation results were presented to demonstrate the effectiveness of the proposed scheme.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.14 no.10
• /
• pp.5134-5139
• /
• 2013

Ladder Diagram(LD) or Sequential Function Chart(SFC) is used for the design of complex modern control system with Programmable logic controller(PLC). LD is the most widely utilized among PLC standard language. But recently, SFC is used frequently. SFC is very easy to grasp the sequential flow of control logic but is difficult for describing combinational logic. When the interrupt factor is occurred, the main program is stopped. And after the interrupt program is completed, the main program is restart. Therefore the more complex the interrupt program, the main program is interrupted downtime will be that much longer. In this paper, we propose the method for interrupt implementation without the dwell time of the main program by SFC language and confirm his feasibility through the simulation.

• Proceedings of the KIPE Conference
• /
• 2000.07a
• /
• pp.61-65
• /
• 2000

In this paper We have developed the high-speed controller for haptic control. The proposed controller is based on the PCI/FPGA technology which can calculate the real position and transmit the force data to device rapidly. The haptic system is composed of 6DOF force display device high-speed controller. The developed system will be used on constructing the dynamical virtual environment. To show the efficiency of our system we designed simulation program of force-reflecting. As the result of the experiment we found that the controller has much higher resolution than some other controller It is so efficient in a 1 PC-based system with 1[kHz] haptic interrupt cycle.

• Proceedings of the KIPE Conference
• /
• 2000.07a
• /
• pp.632-635
• /
• 2000

In this paper we propose a controllable interrupt timer for haptic control system. haptic control system whihc was divided ito two processes as virtual environment(VE) manager and haptic controller. The VE manager displays the 3D graphic scene at low update rates 25Hz and haptic controller controls the haptic display at high update rates 1000Hz. To archive the accurate update rate we have imple-mented a timer so called "AaccTimer" based on Windows multimedia functions, The proposed "Acc Timer" for haptic control system has been imple- mented in a personal computer with a 6-DOF haptic interface. Experimental results show that our system is robust with respect to tolerances in the control rates and also through the accurate control rate the operator can always feel a stable force.feel a stable force.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2003.10a
• /
• pp.348-351
• /
• 2003

항로표지(Aids to Navigation)란 빛, 형상, 색채, 전파, 음향 등으로 안전한 항로를 표시하여 선박 항행의 안전성을 확보하기 위하여 인위적으로 설치하는 시설이다. 특히, 등대(Lighthouse)는 항로표지 중 가장 중요한 것으로 선박이 육지나 주요 변침점(Turning Point) 또는 선박 위치를 확인하기 위하여 연안에 설치하거나 항만의 소재, 항구 등을 나타내기 위하여 설치한 구조물이다. 본 논문에서는 선박의 입ㆍ출항에 관련하여 선박의 안전을 위해서 설치되어 있는 등대의 효율적인 관리 및 운영을 위한 등대 동기 제어 시스템의 개발에 관한 연구이다. 이를 위해서, 등대 동기 제어 시스템은 하드웨어(컨트롤 박스)와 소프트웨어(제어 프로그램)로 나누어 구성하였다. 하드웨어 모듈은 등대와 선박의 입ㆍ출항에 관한 업무를 담당하는 관제소 사이의 인터페이스를 제공한다. 즉, 등대의 점멸등 제어를 위한 제어부와 등대와 관리 시스템사이의 데이터 전송을 위한 통신 인터페이스를 마이크로컨트롤러의 한 종류인 PIC(Programmable Interrupt Controller)를 이용하여 구성하였다. 소프트웨어 모듈은 시스템 운영자가 등대를 간편하고 효율적으로 관리하기 위해서 GUI(Graphical User Interface) 형태의 인터페이스를 제공한다.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.21 no.9
• /
• pp.109-113
• /
• 2007

In this paper, an arc current controller was designed for the interruption of arc fault currents occurred in a low voltage network. Arc in an electrical network represents the characteristics of low current, high impedance, and high frequency. Conventional controllers do not have arc current interrupt functions. Thus, an arc current controller was designed for the interruption of arc fault currents.

• Proceedings of the Korean Institute of IIIuminating and Electrical Installation Engineers Conference
• /
• 2006.05a
• /
• pp.384-386
• /
• 2006

In this paper, arc current controller is designed for the interruption of arc fault current which is occurred in the low voltage network. Arc in electrical network have the characteristics of low current, high impedance and high frequency. Conventional controller does not have the arc current interrupt function. Hence, arc current controller is designed for the interruption of arc fault current.