• JSTS:Journal of Semiconductor Technology and Science
• /
• 제12권1호
• /
• pp.10-17
• /
• 2012

This paper presents a clock regenerator using two $2^{nd}$ order ${\sum}-{\Delta}$ (sigma-delta) modulators for wide range of dividing ratio as defined in HDMI standard. The proposed circuit adopts a fractional-N frequency synthesis architecture for PLL-based clock regeneration. By converting the integer and decimal part of the N and CTS values in HDMI format and processing separately at two different ${\sum}-{\Delta}$ modulators, the proposed circuit covers a very wide range of the dividing ratio as HDMI standard. The circuit is fabricated using 0.18 ${\mu}m$ CMOS and shows 13 mW power consumption with an on-chip loop filter implementation.

• Journal of applied mathematics & informatics
• /
• 제26권3_4호
• /
• pp.583-590
• /
• 2008

In this article, we focuss on. sequences of polynomials with {$\pm1$} coefficients constructed by recursive argument that is known as Rudin-Shapiro polynomials. The asymptotic behavior of these polynomials defines as the ratio of their 2q-norm with 2-norm to be dominated by some number depending on q or "the best" by an absolute constant. In this work we first show the conjecture holds for some finite numbers of m and then introduce a technique that give the result for any positive odd integer m whenever it holds for all pervious even numbers.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2008년도 하계종합학술대회
• /
• pp.723-724
• /
• 2008

In this paper, we explore face recognition technology for embedded system. We develop an algorithm suitable for systems under ubiquitous environment. The basic requirements includes appropriate data format and ratio of feature data to achieve efficiency of algorithm. Our experiment presents a face recognition technique for handheld devices. The essential parts for face recognition based on embedded system includes; integer representation from floating point calculation and optimization for memory management.

• 한국학교수학회논문집
• /
• 제10권2호
• /
• pp.237-246
• /
• 2007

무한소수에 대한 학생들의 오개념은 무한소수의 표현방법과 표현된 무한소수의 해석에 원인이 있으며 유리수와 무리수에 대한 학생들의 자의적인 정의도 원인이 있는 것으로 나타났다. 무한소수에 대한 학생들의 이해의 유형은 순환유추형, 규칙유추형, 순환-비순환유추형, 비유추형으로 분류되었으며, 무리수와 유리수에 대한 자의적인 정의에 따라 무한무리유추형, 규칙유리-비규칙 무리유추형으로 분류되었다.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2004년도 학술대회지
• /
• pp.653-657
• /
• 2004

The average bit error rate (HER) performance of a Gray coded arbitrary rectangular quadrature amplitude modulation (AR-QAM) signal with maximal ratio combining (MRC) diversity in an arbitrarily correlated Nakagami-m fading channel is derived and analyzed. The derived two types of general solutions are a simple closed-form and an integral form, depending on the types of the values (integer and non-integer) of the fading parameter. Using the derived equations in this paper, we analyzed the HER performances numerically based on the practical base station antenna configuration. The results show that MRC reception is a very effective scheme so far even though the combined signals are not independent each other because of the correlation values. The antenna height and separation of the MRC system relate to the correlation coefficient value between antennas, and go a long way with the diversity advantage. In particular, it is needed to be determined the antenna height that is carefully do for the diversity advantage because the correlation coefficient and the antenna height gain are contrary to each other from the aspect of the system performance. The expressions presented here can offer a convenient way to evaluate the exact HER performance of an arbitrary rectangular QAM signal with MRC diversity reception for various cases of practical interest on a correlated Nakagami fading channel.

• International Journal of Precision Engineering and Manufacturing
• /
• 제1권1호
• /
• pp.62-70
• /
• 2000

The design of gear train is a kind of mixed problems which have to determine various types of design variables; i,e., continuous, discrete, and integer variables. Therefore, the most common practice of optimum design using the derivative of objective function has difficulty in solving those kinds of problems and the optimum solution also depends on initial guess because there are many sophisticated constrains. In this study, the Genetic Algorithm is introduced for the optimum design of gear trains to solve such problems and we propose a genetic algorithm based gear design system. This system is applied for the geometrical volume(size) minimization problem of the two-stage gear train and the simple planetary gear train to show that genetic algorithm is better than the conventional algorithm solving the problems that have continuous, discrete, and integer variables. In this system, each design factor such as strength, durability, interference, contact ratio, etc. is considered on the basis of AGMA standards to satisfy the required design specification and the performance with minimizing the geometrical volume(size) of gear trains

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2007년도 심포지엄 논문집 정보 및 제어부문
• /
• pp.286-288
• /
• 2007

In this paper, the fast locking PLL Frequency Synthesizer with low phase noise in a 0.18um CMOS process is presented. Its main application IS for the 915MHz ISM band wireless transponder upon the CPFSK (Continuous Phase Frequency Shift Keying) modulation scheme. Frequency synthesizer, which in this paper, is designed based on self-biased techniques and is independent with processing technology when damping factor and bandwidth fixed to most important parameters as operating frequency ratio, broad frequency range, and input phase offset cancellation. The proposed frequecy synthesizer, which is fully-integrated and is in 320M $^{\sim}$ 960MHz of the frequency range with 10MHz of frequency resolution. And its is implemented based on integer-N architecture. Its power consumption is 50mW at 1.8V of supply voltage and core area is $540{\mu}m$ ${\times}$ $450{\mu}m$. The measured phase noises are -117.92dBc/Hz at 10MHz offset, with low settling time less than $3.3{\mu}s$.

• 한국멀티미디어학회논문지
• /
• 제6권5호
• /
• pp.805-815
• /
• 2003

본 논문은 문서 분할, 웨이블릿 리프팅, 그리고 비트 평면 부호화에 기반한 문서 압축과 복원 시스템을 제시한다. 압축 과정에서 문자들의 모양을 유지하기 위하여 문서 분할을 사용한다. 웨이블릿 변환 방법으로는 웨이블릿 리프팅을 사용하며 웨이블릿 계수 값에 대하여 비트 평면을 구성하여 중요 서브블럭 단위로 압축을 수행한다. 중요 서브블록 부호화를 통하여 압축율을 높임과 동시에 압축속도 향상도 이룩하였다. 양자화로는 서브밴드 단위의 비 트 쉬프트 방법을 사용하였다. 웨이블릿 리프팅의 전단계로 색차변환, 부표본화를 수행하였으며, 서브블록 부호화의 전단계로 그레이코드 변환을 수행하였다. 여러 영상과 문서를 대 상으로 실험하여 시스템의 성능을 확인하였다.

• 융합신호처리학회논문지
• /
• 제1권1호
• /
• pp.82-88
• /
• 2000

본 논문에서는 S+P 웨이브릿 변환과 정수 웨이브릿 필터들을 비교 분석하고, 9/7텝 정수 웨이브릿 필터를 이용하여 웨이브릿 변환을 하고, 점진적 전송에 적합하고, 다중 분해능 구조의 종속성과 예측 오차의 피드백을 고려한 컨텍스트 모델링 예측과 적응산술부호화에 의한 엔트로피 코딩 방법을 제안하였다. 다양한 영상들에 대한 실험을 통해 본 논문에서 제안한 무손실 정지영상 압축알고리즘을 S+P 웨이브릿을 이용한 결과와 비교하였다

• 산업경영시스템학회지
• /
• 제13권21호
• /
• pp.91-100
• /
• 1990

This paper is concerned with the development of optimal algorithms for multi-stage flowshop scheduling problems with sequence dependent setup times. In the previous researches the setup time of a job is considered to be able to begin at the earliest opportunity given a particular sequence at the start of operations. In this paper the setup time of a job is considered to be able to begin only at the completion of that job on the previous machine to reflect the effects of the setup time to the performance measure of sequence dependent setup time flowshop scheduling. The results of the study consist of two areas; first, a general integer programming(IP) model is formulated and a nixed integer linear programming(MILP) model is also formulated by introducing a new binary variable. Second a depth-first branch and bound algorithm is developed. To reduce the computational burdens we use the best heuristic schedule developed by Choi(1989) as the first trial. The experiments for developed algorithm are designed for a 4$\times$3$\times$3 factorial design with 360 observations. The experimental factors are PS(ratio of processing time to setup time), M(number of machines), N(number of jobs).