• 한국초전도저온공학회:학술대회논문집
• /
• 한국초전도저온공학회 2003년도 학술대회 논문집
• /
• pp.92-94
• /
• 2003

In superconductive digital logic circuits, D2 cells can be used to compose a decoder an important component of an Arithmetic Logic Unit (ALU). In this wor, we simulated D2 cell by using WRspice. D2 cell has one input, one switch input, and two outputs (output1 and output2). D2 cell functions in such way that output1 follows the input and output2 is the complement of the input data, when the switch input is "0, ". However, when there is a switch input "1, " the opposite output signals are generated. In this paper, we optimized a D2 cell by using WRspice, and obtained the minimum margin of 26%. Our optimized D2 cell will play a key role in the ALU fabrication.the ALU fabrication.

• 한국초전도저온공학회:학술대회논문집
• /
• 한국초전도저온공학회 2003년도 추계학술대회 논문집
• /
• pp.123-126
• /
• 2003

RSFQ (Rapid Single Flux Quantum) circuits are used in many practical applications. RSFQ DFFC (Delay Flip-Flop with complementary outputs) circuits can be used in a RAM, an ALU (Arithmetic Logic Unit), a microprocessor, and many communication devices. A DFFC circuit has one input, one switch input, and two outputs (output l and output 2). DFFC circuit functions in such way that output 1 follows the input and output 2 is the complement of the input when the switch input is "0." However, when there is a switch input "1."the opposite output signals are generated. In this work, we have designed an RSFQ DFFC circuit based on 1 ㎄/$\textrm{cm}^2$ niobium trilayer technology. As circuit design tools, we used Xic, WRspice, and Lmeter After circuit optimization, we could obtain the bias current margins of the DFFC circuit to be above 32％.

• 한국지하수토양환경학회:학술대회논문집
• /
• 한국지하수토양환경학회 2004년도 총회 및 춘계학술발표회
• /
• pp.421-425
• /
• 2004

연구개발의 성과를 체계적으로 가시화하는 데는 많은 어려움이 존재한다. 이러한 적용상의 문제점은 연구개발의 input, output, outcome의 개념을 도입하여 Input-Output-Outcome Roadmap 작성으로 해소될 수 있다. 본 연구에서는 지하수 오염저감기술 연구사업에 대한 적용을 통하여 사업의 경쟁력 및 사업성을 확보를 위한 연구개발 성과의 체계적 지표를 제시하였다.

• 대한전기학회논문지
• /
• 제38권6호
• /
• pp.431-440
• /
• 1989

This paper proposes a new PWM cycloconverter which can step up input voltage. With input reactors ac power supply acts as current source, and with output capacitors the balanced output voltage is build-up. The converter is modeled with fourth order state equation using dq transformation and the steady state characteristics are evaluated. It is shown that the proposed converter can generate the output voltage 2-5 times greater than input voltage. The output voltage and input current have sinusoidal and smooth waveforms and the converter is capable of voltage build-up. The characteristics of the proposed converter is verified simulation and experiment.

• 산업경영시스템학회지
• /
• 제20권44호
• /
• pp.129-134
• /
• 1997

The purpose of this study is to estimate the distribution rate of R&D input on R&D output in major manufacturing industrial sector. The distribution rate is estimated on time-series data for the period 1980 to 1996. The data used in this study can be divided into the two categories. 1) R&D output data (Patent, Utility) 2) R&D input data (R&D expenditure, R&D workers) The raw data of R&D expenditure is transformed into R&D stock. And the specific production function is used to represent the interaction between R&D input and output. The production function shows the maximum rate of R&D output that can be achieved by certain given, technologically possible, R&D input combinations. The main findings can be summarized as follows. 1) There was a diminishing return between R&D input and output$(\alpha+\beta<1). 2) R&D output growth was more affected by R&D expenditures than R&D workers. 3) R&D workers were more contributed highly to Patent granted than Utility model.

• Journal of Power Electronics
• /
• 제7권3호
• /
• pp.265-270
• /
• 2007

Equal rating DC-DC converter modules can be connected in series at the input for circuits requiring higher input voltages and in parallel at the output for circuits requiring higher output currents. Since the converter modules may not be practically identical, closed loop control has to ensure that each module equally shares the total input voltage and the load current. A control scheme consisting of a common output voltage loop, individual inner current loops and individual input voltage loops have been designed in this work to achieve input voltage and load current sharing as well as load voltage regulation under supply and load disturbances. The output voltage loop provides the basic reference for the inner current loops, which are also modified by the respective input voltage loops. The average of the converter input voltages, which is dynamically varying, is chosen as the reference for input voltage loops. This choice of reference eliminates interaction among different control loops. Type II compensators and Fuzzy Logic Controllers (FLCs) are designed and compared through MATLAB based simulation and FLC is found to be satisfactory. Hence TMS320F2407A DSP based FLC is implemented and the results are presented which prove the superiority of the FLC developed for this research.

• 전기학회논문지
• /
• 제60권8호
• /
• pp.1515-1522
• /
• 2011

This paper proposes the algorithm for the output AC voltage control of Z-source inverter by the detection of the input DC voltage and Z-network capacitor voltage. The actual modulation index of the proposed method is detected by the capacitor voltage in Z-network and input DC voltage of three-phase Z-source inverter. Control modulation index for the output voltage control is calculated by the detected actual modulation index and reference modulation index. And, calculated control modulation index is applied to the modified space vector modulation (SVM) for control the output voltage of Z-source inverter. To verify the validity of the proposed method, PSIM simulation was achieved and a DSP controlled 1[kW] three-phase Z-source inverter was producted. The simulation and experiment were performed under the condition that the load was changed in case of the constant input DC voltage and the input DC voltage was changed in case of the load was constant. As a result, we could know that the output phase voltage of Z-source inverter followed to the reference voltage 70[VRMS] despite the load or the input DC voltage were suddenly changed.

• 한국정보통신학회:학술대회논문집
• /
• 한국정보통신학회 2015년도 추계학술대회
• /
• pp.68-70
• /
• 2015

4단자 커플러 회로는 입력 단자, 격리 단자와 두 개의 출력 단자로 구성된다. 입력 단자와 격리단자에 신호가 입력하면 입력하는 신호의 세기 및 위상 특성에 의해 두 개의 출력 단자의 출력 신호의 세기와 위상이 결정된다. 본 논문에서는 대표적인 4단자 커플러 회로인 브랜치라인 하이브리드 커플러와 링-하이브리드 커플러를 이용하여 두 개의 입력 단자의 입력 신호 특성에 따른 출력 신호 특성을 분석하였다. 또한, 분석한 신호를 바탕으로 브랜치라인 커플러와 링-하이브리드 커플러의 새로운 이용 방법에 대해 살펴 보았다.

• 경영과정보연구
• /
• 제20권
• /
• pp.137-156
• /
• 2007

This study had an objective to obtain a result of the economic impacts of lodging industry on the Koran economy. Using the input-output model(I-O model), lodging industry sectoral multipliers were derived from the effects of output, income, employment, value added. indirect tax, and import. According to results of this study, estimated economic impacts of the convention industry were $2,950 million in output, $712 million in income, 92,257persons in employment, $1,590 million in value added, $12 million in indirect tax, and $226 million in import sectors.

• Journal of Power Electronics
• /
• 제12권3호
• /
• pp.439-447
• /
• 2012

In this paper, an input-series auxiliary power supply scheme is proposed, which is suitable for high input voltage and multiple-output applications. The power supply scheme is based on a two-transistor forward topology, all of the series modules have a common duty ratio, all the switches are turned on and off simultaneously, and the whole circuit has a single power transformer. It does not require an additional controller but still achieves efficient input voltage sharing (IVS) for each series module through its inherent transformer-integration strategy. The IVS process of this power supply scheme is analyzed in detail and the design considerations for the related parameters are given. Finally, a 100W multiple-output auxiliary power supply prototype is built, and the experimental results verify the feasibility of the proposed scheme and the validity of the theoretical analysis.