• ETRI Journal
• /
• v.34 no.5
• /
• pp.649-654
• /
• 2012

This paper presents a novel 16-quadrature-amplitude-modulation (QAM) E-band communication system. The system can deliver 10 Gbps through eight channels with a bandwidth of 5 GHz (71-76 GHz/81-86 GHz). Each channel occupies 390 MHz and delivers 1.25 Gbps using a 16-QAM. Thus, this system can achieve a bandwidth efficiency of 3.2 bit/s/Hz. To implement the system, a driver amplifier and an RF up-/down-conversion mixer are implemented using a $0.1{\mu}m$ gallium arsenide pseudomorphic high-electron-mobility transistor (GaAs pHEMT) process. A single-IF architecture is chosen for the RF receiver. In the digital modem, 24 square root raised cosine filters and four (255, 239) Reed-Solomon forward error correction codecs are used in parallel. The modem can compensate for a carrier-frequency offset of up to 50 ppm and a symbol rate offset of up to 1 ppm. Experiment results show that the system can achieve a bit error rate of $10^{-5}$ at a signal-to-noise ratio of about 21.5 dB.

• 한국정보통신설비학회:학술대회논문집
• /
• 2005.08a
• /
• pp.159-165
• /
• 2005

The proposed optical transmitter is composed of FF(flip flop) , PLL (phase locked loop), reference clock generator, serializer and LD driver 10x250 Mb/s data arrays are translated to the 2.5 Gb/s data signal by serializer. In this case, 1 data bus is allocated usually as a reference clock for synchronization. In this proposed optical transmitter, 125 MHz reference clock is generated from 10x250 Mb/s data arrays by reference clock generator. From this method. absent of reference clock bus is available and more data transmission become possible. To achieve high speed operation, the serializer circuit is designed as two stacks. For 10:1 serialization, 10 clocks that have 1/10 lambda differences is essential, so the VCO (voltage controlled oscillator) composed of 10 delay buffers is designed. PLL is for runing at 250 MHz, and dual PFD(phase frequency detector) is adopted for fast locking time. The optical transmitter is designed by using 0.35 um CMOS technology.

• Proceedings of the KIPE Conference
• /
• 2017.07a
• /
• pp.231-232
• /
• 2017

This paper describes the design and implementation of a 2.5kW (500V, 5A) simmer circuit that maintains the ionization of xenon gas inside the lamp. The design is based on a LCC resonant converter in continuous conduction mode (CCM) with above resonant frequency to take advantage of high power density from using parasitic elements such as the leakage inductance in a power transformer. In addition, since the converter has current source output characteristics, it is suitable for maintaining ionization of the lamp having the negative resistance load characteristic. To verify this converter design, PSpice modeling was performed. Finally, the developed simmer circuit is verified by a resistive load of rated performance and the Ionization maintenance operation of the xenon flash lamp.

• Journal of IKEEE
• /
• v.25 no.1
• /
• pp.133-138
• /
• 2021

We propose a Ku-band three-stack CMOS power amplifier to enhance the output power and efficiency. To minimize the dc power consumption, the driver stage is designed using common-source structure. To obtain high output power and utilize a voltage combining method, the power stage is designed using stack structure. To verify the proposed power amplifier structure, we design a Ku-band power amplifier using 65-nm RFCMOS process which provide nine metal layers. The P1dB, power-added efficiency, and gain are higher than 20 dBm, 23 dB, and 25%, respectively, while the operating frequency is 14 GHz-16 GHz.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.20 no.1
• /
• pp.179-183
• /
• 2019

The system stability must be ensured from the switching noise due to the power conversion efficiency and power conversion system miniaturization. Therefore, countermeasures to reduce switching noise during power conversion are essential. Thus, in the previous paper, we constructed the DC / DC Buck Converter circuit using MPQ4432 driver of MPS, and simulated the switching noise characteristics which occurs when the components are arranged differently in the 4 - layer PCB circuit structure with reference plane. In this paper, two different simulated circuits are fabricated and the characteristics of the conducted emission and the radiated emission are analyzed in the same way as the simulation. As a result, it was confirmed that the Conducted Emission characteristic was reduced by 2 ~ 9dB in the low frequency band and 6 ~ 7dB in the high frequency band depending on the configuration of the current return path. And the radiated emission characteristic is reduced by 9 dB. Conducted emission simulation results show that 6 ~ 7dB in the low frequency range and 2 ~ 9dB in the measurement result are somewhat different. In the high frequency band, it is confirmed that the experimental and simulation results are about 7dB. And Radiated Emission confirmed 12dB decrease in simulation, but confirmed decrease of 9dB in measurement result. It is confirmed that there is a slight difference in the amount of reduction, but the design of the power conversion circuit improves the noise characteristics according to the configuration of the current return path.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.50 no.11
• /
• pp.70-77
• /
• 2013

We suggest a low area and high efficiency switched-mode power supply (SMPS) with a pulse width modulation (PWM) generator based on a pseudo relaxation-oscillating technique. In the proposed circuit, the PWM duty ratio is determined by the voltage slope control of an internal capacitor according to amount of charging current in a PWM generator. Compared to conventional SMPSs, the proposed control method consists of a simple structure without the filter circuits needed for an analog-controlled SMPS or the digital compensator used by a digitally-controlled SMPS. The proposed circuit is able to operate at switching frequency of 1MHz~10MHz, as this frequency can be controlled from the selection of one of the internal capacitors in a PWM generator. The maximum current of the core circuit is 2.7 mA, and the total current of the entire circuit including output buffer driver is 15 mA at 10 MHz switching frequency. The proposed SMPS has a simulated maximum ripple voltage of 7mV. In this paper, to verify the operation of the proposed circuit, we performed simulation using Dongbu Hitek BCD $0.35{\mu}m$ technology and measured the proposed circuit.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.26 no.5
• /
• pp.325-333
• /
• 2021

A 3 kW grid-tied PV inverter with Gallium nitride high-electron mobility transistor (GaN HEMT) for domestic commercialization was developed using boost converter and full-bridge inverter with LCL filter topology. Recently, many GaN HEMTs are manufactured as surface mount packages because of their lower parasitic inductance characteristic than standard TO (transistor outline) packages. A surface mount packaged GaN HEMT releases heat through either top or bottom cooling method. IGOT60R070D1 is selected as a key power semiconductor because it has a top cooling method and fairly low thermal resistances from junction to ambient. Its characteristics allow the design of a 3 kW inverter without forced convection, thereby providing great advantages in terms of easy maintenance and high reliability. 1EDF5673K is selected as a gate driver because its driving current and negative voltage output characteristics are highly optimized for IGOT60R070D1. An LCL filter with passive damping resistor is applied to attenuate the switching frequency harmonics to the grid-tied operation. The designed LCL filter parameters are validated with PSIM simulation. A prototype of 3 kW PV inverter with GaN HEMT is constructed to verify the performance of the power conversion system. It achieved high power density of 614 W/L and peak power efficiency of 99% for the boost converter and inverter.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.6 no.2
• /
• pp.180-185
• /
• 2011

The TPMS(Tire Pressure Monitoring System) is an electronic system designed to display the air pressure inside the pneumatic tires and report real-time tire-pressure information to the driver of the vehicle, either via a gange, a pictogram display, or a simple low-pressure warning light. Although the data measured by TPMS sensor is transmitted to internal signal processer in a vehicle through wireless communication, the receiver may suffers from various interferences such as amateur radio station, RFID(Radio-Frequency IDentification) for controlling container, RKE(Remote Keyless Entry) signal, and so on. In this paper, we consider beamforming technology to suppress various high-power interference signals for the TPMS wireless communications. Also, we propose the proper data structure and antenna arrangement for the beamformer inside the vehicle. The performance for the interference suppression is illustrated by computer simulation example.

• The Journal of the Institute of Internet, Broadcasting and Communication
• /
• v.16 no.2
• /
• pp.151-155
• /
• 2016

In this paper, we present the LED dimming control system by using ADPCM (Adaptive Differential Pulse Code Modulation). This ADPCM apparatus accurately controls the LED current with high resolution reducing the RFI (radio frequency interference) due to the spreading out of the harmonics of current of pulses. Additionally, this makes it easier to increase the accuracy of control operation. This study introduces to make a digitally controlled circuit for controlling LED with high-energy efficient by adopting pulse current to LED. The LED current drive system we designed are two systems, the digitally-controlled unit and analog switching mode power supply unit, can be developed separately. The simulation shows the sigma delta modulation of digital to analog converter's output when the input level is 0.7. From this simulation, the output is approached to accurately 0.15% to target value with 510 pulses.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.50 no.1
• /
• pp.148-156
• /
• 2013

This paper suggests a multi-level and multi-output SMPS based on a shared digital logic controller through independently operating in each dedicated time periods. Although the shared architecture can be devised with small area and high efficiency, it has critical drawbacks that real-time control of each DPWM generators are impossible and its output voltage can be unstable. To solve these problems, a real-time current compensation scheme is proposed as a solution. A current consumption of the core block and entire block with four driver buffers was simulated about 4.9mA and 30mA at 10MHz switching frequency and 100MHz core operating frequency. Output voltage ripple was 11 mV at 3.3V output voltage. Over/undershoot voltage was 10mV/19.6mV at 3.3V output voltage. The noise performance was simulated at 800mA and 100KHz load regulation. Core circuit can be implemented small size in $700{\mu}m{\times}800{\mu}m$ area. For the verification of proposed circuit, the simulations were carried out with Dong-bu Hitek BCD $0.35{\mu}m$ technology.