• Title/Summary/Keyword: high conversion gain

Search Result 272, Processing Time 0.025 seconds

A 1.5V 70dB 100MHz CMOS Class-AB Complementary Operational Amplifier (1.5V 70dB 100MHz CMOS Class-AB 상보형 연산증폭기의 설계)

  • 박광민
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.15 no.9
    • /
    • pp.743-749
    • /
    • 2002
  • A 1.5V 70㏈ 100MHz CMOS class-AB complementary operational amplifier is presented. For obtaining the high gain and the high unity gain frequency, the input stage of the amplifier is designed with rail-to-rail complementary differential pairs which are symmetrically parallel-connected with the NMOS and the PMOS differential input pairs, and the output stage is designed to the rail-to-rail class-AB output stage including the elementary shunt stage technique. With this design technique for output stage, the load dependence of the overall open loop gain is improved and the push-pull class-AB current control can be implemented in a simple way. The designed operational amplifier operates perfectly on the complementary mode with 180$^{\circ}$ phase conversion for 1.5V supply voltage, and shows the push-pull class-AB operation. In addition, the amplifier shows the DC open loop gain of 70.4 ㏈ and the unity gain frequency of 102 MHz for $C_{L=10㎊∥}$ $R_{L=1㏁}$ Parallel loads. When the resistive load $R_{L}$ is varied from 1 ㏁ to 1 ㏀, the DC open loop gain of the amplifier decreases by only 2.2 ㏈.a$, the DC open loop gain of the amplifier decreases by only 2.2 dB.

Feeding Value of High-oil Corn for Taiwan Country Chicken

  • Lin, Min-Jung;Chiou, Peter Wen-Shyg;Chang, Shen-Chang;Croom, Jim;Fan, Yang-Kwang
    • Asian-Australasian Journal of Animal Sciences
    • /
    • v.16 no.9
    • /
    • pp.1348-1354
    • /
    • 2003
  • The feeding value of high-oil corn fed to Taiwan Country (TC) chicken was examined by measuring apparent metabolizable energy (AME), growth performance, sexual maturity, carcass characteristics, and plasma pigmentation. In a completely randomized design, 870 sex-intermingled one-wk-old chicks were assigned to one of 30 floor pens, 29 birds per pen, and each pen randomly assigned to one of five dietary treatments. The experiment was ended when birds were 16 wk of age. The five dietary treatments varied in main fat sources, which were corn oil (CO), high-oil corn (HOC), lard (LRD), whole soybean (WSB) and yellow corn (YC), respectively. All the diets were formulated isonitrogenously, isocalorically, and of equal lysine and methionine contents except YC, in which equal amounts of YC replaced HOC. The results indicated that feed conversion in HOC was 8% higher (p<0.05) than YC whereas the calculated AME of HOC was only 3.5% to 4.0% higher than that of YC. No significant differences were observed in body weight, body weight gain, feed consumption, feed conversion ratio and ME efficiency for body weight gain among CO, HOC, LRD, and WSB. No significant differences existed in both skin and muscle pigmentation of breast among the five dietary treatments. No significance differences existed in plasma carotenoid content measured at various ages among the five dietary treatments except that birds fed with HOC had less (p<0.05) plasma carotenoids at 16 wk-old. The results indicate that if the price of high-oil corn is no more than 1.05 times that of yellow corn, the dietary cost per kg of body weight gain for TC chickens fed diets containing high-oil corn will be less, although their body weight may be lighter compared to chickens fed diets formulated with other fat sources.

High Speed, High Resolution CMOS Sample and Hold Circuit (고속, 고해상도 CMOS 샘플 앤 홀드 회로)

  • Kim Won-Youn;Park Kong-Soon;Park Sang-Wook;Yoon Kwang-Sub
    • Proceedings of the IEEK Conference
    • /
    • 2004.06b
    • /
    • pp.545-548
    • /
    • 2004
  • The paper describes the design of high-speed, high-resolution Sample-and-Hold circuit which shows the conversion rate 80MHz and the power supply of 3.3v with 0.35um CMOS 2-poly 4-metal process for high-speed, high resolution Analog-to-Digital Converter. For improving Dynamic performance of Sample-and-Hold, Two Double bootstrap switch and high performance operational amplifier with gain booster, which are used. and For physical stability of Sample and Hold circuit, reduces excess voltage of gate in bootstrap switch. Simulation results using HSPICE shows the SFDR of 71dB, 75dB in conversion rate of 80MHz result for two inputs(0.5Vpp, 10MHz and 1Vpp, 10MHz) and the power dissipation of 48mW at single 3.3V supply voltage.

  • PDF

FRESH COCONUT MEAT IN POULTRY RATIONS

  • Cocjin, B.B.
    • Asian-Australasian Journal of Animal Sciences
    • /
    • v.4 no.2
    • /
    • pp.187-193
    • /
    • 1991
  • Almost 1/4 of all the coconuts in the world is produced in the Philippines. During periods of high supply of coconuts it would be better to feed coconut meat to farm animals for conversion into meat and eggs. Three studies were conducted at the Visayas State College of Agriculture, Baybay, Leyte, Philippines from April, 1983 to April, 1985 to determine the response of Mallard ducks, Muscovy ducks and broilers to fresh coconut meat supplementation in their diets. Results showed that Mallard ducks on ration with coconut meat performed similarly with those on ration without coconut meat. Feed cost per dozen eggs was reduced by 28-30% with coconut meat. Feed cost per unit gain of muscovy ducks was reduced by 32-37% by coconut meat supplementation. With broilers, feed conversion, gain in weight and breast weight were significantly improved by coconut meat supplementation. Return-above-feed cost increased with increasing level of coconut meat in the ration.

Effects of Bacillus subtilis on Growth Performance and Resistance to Salmonella Infection in Broiler Chickens

  • Yoo, Jae Hong
    • Korean Journal of Poultry Science
    • /
    • v.40 no.3
    • /
    • pp.277-281
    • /
    • 2013
  • The experiment was undertaken to see the effects of Bacillus sp. on the growth performance and disease resistance to Salmonella sp. infections. The use of probiotic microbes in poultry is commonly practiced. In this study, Bacillus subtilis was tested using a total of 120 chicks of age of 1 day after hatching. The growth traits examined were body weight gain and feed conversion rate. And also, the Salmonella resistance of Bacillus subtilis was tested after the chicks were orally administered with Salmonella pullorum by gavage force injections. The result showed that Bacillus subtilis yielded a high feed efficiency, consequently increased growth rate. For the effect of Bacillus subtilis on Salmonella infection, Bacillus subtilis significantly improved the resistance to Salmonella pullorum infection. Various clinical symptoms of Salmonella infection were highly decreased by addition of Bacillus sp.

All-optical wavelength conversion of 2.5 Gb/s optical signals by four-wave mixing in a semiconductor optical amplifier (반도체 광 증폭기내에서의 4광파 혼합을 이용한 2.5Gb/s 광신호의 전광 파장변환)

  • 방준학;서완석;이성은
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.35D no.8
    • /
    • pp.69-75
    • /
    • 1998
  • We demonstrate wavelength conversion of 2.5Gb/s optical signals by four-wave mixing (FWM) in a semiconductor optical amplifier (SOA). We investigate the effect of input pump and signal powers on the coversion efficiency, optical signal-to-noise ratio (OSNR) and extinction ratio to be a measure of performance in a wavelength converter. As a result, we show that the maximum bit error rate (BER) performance can be obtained by co promising among high-vonversion efficiency (minimum Pprobe), high-OSNR (maximum Pprobe) and low-cross-gain saturation effects (Pprobe kept at least 6dB weaker than Ppump). In our experiment, we obtain optimum performance at +3 dBm pump power and -6dBm signal power. The power penalty incurred in the wavelength conversion can be minimized by careful selection of the input pump and signal powers. We show that about 0.5dB power penalty for 3.2nm wavelength coversion at 10-10 BER is achievable.

  • PDF

An Efficient and High-gain Inverter Based on The 3S Inverter Employs Model Predictive Control for PV Applications

  • Abdel-Rahim, Omar;Funato, Hirohito;Junnosuke, Haruna
    • Journal of Electrical Engineering and Technology
    • /
    • v.12 no.4
    • /
    • pp.1484-1494
    • /
    • 2017
  • We present a two-stage inverter with high step-up conversion ratio engaging modified finite-set Model Predictive Control (MPC) for utility-integrated photovoltaic (PV) applications. The anticipated arrangement is fit for low power PV uses, the calculated efficiency at 150 W input power and 19 times boosting ratio was around 94%. The suggested high-gain dc-dc converter based on Cockcroft-Walton multiplier constitutes the first-stage of the offered structure, due to its high step-up ability. It can boost the input voltage up to 20 times. The 3S current-source inverter constitutes the second-stage. The 3S current-source inverter hires three semiconductor switches, in which one is functioning at high-frequency and the others are operating at fundamental-frequency. The high-switching pulses are varied in the procedure of unidirectional sine-wave to engender a current coordinated with the utility-voltage. The unidirectional current is shaped into alternating current by the synchronized push-pull configuration. The MPC process are intended to control the scheme and achieve the subsequent tasks, take out the Maximum Power (MP) from the PV, step-up the PV voltage, and introduces low current with low Total Harmonic Distortion (THD) and with unity power factor with the grid voltage.

Interleaved High Step-Up Boost Converter

  • Ma, Penghui;Liang, Wenjuan;Chen, Hao;Zhang, Yubo;Hu, Xuefeng
    • Journal of Power Electronics
    • /
    • v.19 no.3
    • /
    • pp.665-675
    • /
    • 2019
  • Renewable energy based on photovoltaic systems is beginning to play an important role to supply power to remote areas all over the world. Owing to the lower output voltage of photovoltaic arrays, high gain DC-DC converters with a high efficiency are required in practice. This paper presents a novel interleaved DC-DC boost converter with a high voltage gain, where the input terminal is interlaced in parallel and the output terminal is staggered in series (IPOSB). The IPOSB configuration can reduce input current ripples because two inductors are interlaced in parallel. The double output capacitors are charged in staggered parallel and discharged in series for the load. Therefore, IPOSB can attain a high step-up conversion and a lower output voltage ripple. In addtion, the output voltage can be automatically divided by two capacitors, without the need for extra sharing control methods. At the same time, the voltage stress of the power devices is lowered. The inrush current problem of capacitors is restrained by the inductor when compared with high gain converters with a switching-capacitor structure. The working principle and steady-state characteristics of the converter are analyzed in detail. The correctness of the theoretical analysis is verified by experimental results.

Scattering Parameter-based Measurement of Planar EMI filter

  • Wang, Shishan;Gong, Min;Xu, Chenchen
    • Journal of Power Electronics
    • /
    • v.14 no.4
    • /
    • pp.806-813
    • /
    • 2014
  • Planar electromagnetic interference (EMI) filters are widely used to restrain the conducted EMI of switching power supplies. Such filters are characterized by small size, low parasitic parameters, and better high-frequency performance than the passive discrete EMI filter. However, EMI filter performance cannot be exactly predicted by using existing methods. Therefore, this paper proposes a method to use scattering parameters (S-parameters) for the measurement of EMI filter performance. A planar EMI filter sample is established. From this sample, the relationship between S-parameters and insertion gain (IG) of EMI filter is derived. To determine the IG under different impedances, the EMI filter is theoretically calculated and practically measured. The differential structure of the near-field coupling model is also deduced, and the IG is calculated under standard impedance conditions. The calculated results and actual measurements are compared to verify the feasibility of the theory.

Capacitor Ratio-Independent and OP-Amp Gain-Insensitive Algorithmic ADC for CMOS Image Sensor (커패시터의 비율과 무관하고 OP-Amp의 이득에 둔감한 CMOS Image Sensor용 Algorithmic ADC)

  • Hong, Jaemin;Mo, Hyunsun;Kim, Daejeong
    • Journal of IKEEE
    • /
    • v.24 no.4
    • /
    • pp.942-949
    • /
    • 2020
  • In this paper, we propose an improved algorithmic ADC for CMOS Image Sensor that is suitable for a column-parallel readout circuit. The algorithm of the conventional algorithmic ADC is modified so that it can operate as a single amplifier while being independent of the capacitor ratio and insensitive to the gain of the op-amp, and it has a high conversion efficiency by using an adaptive biasing amplifier. The proposed ADC is designed with 0.18-um Magnachip CMOS process, Spectre simulation shows that the power consumption per conversion speed is reduced by 37% compared with the conventional algorithmic ADC.