• Title/Summary/Keyword: gate oxide

Search Result 886, Processing Time 0.02 seconds

Electrical Properties of a-IGZO Thin Films for Transparent TFTs

  • Bang, J.H.;Song, P.K.
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2010.08a
    • /
    • pp.99-99
    • /
    • 2010
  • Recently, amorphous transparent oxide semiconductors (TOS) have been widely studied for many optoelectronic devices such as AM-OLED (active-matrix organic light emitting diodes). The TOS TFTs using a-IGZO channel layers exhibit a high electron mobility, a smooth surface, a uniform deposition at a large area, a high optical transparency, a low-temperature fabrication. In spite of many advantages of the sputtering process such as better step coverage, good uniformity over large area, small shadow effect and good adhesion, there are not enough researches about characteristics of a-IGZO thin films. In this study, therefore, we focused on the electrical properties of a-IGZO thin films as a channel layer of TFTs. TFTs with the a-IGZO channel layers and Y2O3 gate insulators were fabricated. Source and drain layers were deposited using ITO target. TFTs were deposited on unheated non-alkali glass substrates ($5cm{\times}5cm$) with a sintered ceramic IGZO disc (3 inch $\varnothing$, 5mm t), Y2O3 disc (3 inch $\varnothing$, 5mm t) and ITO disc (3 inch $\varnothing$, 5mm t) as a target by magnetron sputtering method. The O2 gas was used as the reactive gas. Deposition was carried out under various sputtering conditions to investigate the effect of sputtering process on the characteristics of a-IGZO thin films. Correlation between sputtering factors and electronic properties of the film will be discussed in detail.

  • PDF

A Protective Layer on the Active Layer of Al-Zn-Sn-O Thin-Film Transistors for Transparent AMOLEDs

  • Cho, Doo-Hee;KoPark, Sang-Hee;Yang, Shin-Hyuk;Byun, Chun-Won;Cho, Kyoung-Ik;Ryu, Min-Ki;Chung, Sung-Mook;Cheong, Woo-Seok;Yoon, Sung-Min;Hwang, Chi-Sun
    • Journal of Information Display
    • /
    • v.10 no.4
    • /
    • pp.137-142
    • /
    • 2009
  • Transparent top-gate Al-Zn-Sn-O (AZTO) thin-film transistors (TFTs) with an $Al_2O_3$ protective layer (PL) on an active layer were studied, and a transparent 2.5-inch QCIF+AMOLED (active-matrix organic light-emitting diode) display panel was fabricated using an AZTO TFT backplane. The AZTO active layers were deposited via RF magnetron sputtering at room temperature, and the PL was deposited via two different atomic-layer deposition (ALD) processes. The mobility and subthreshold slope were superior in the TFTs annealed in vacuum and with oxygen plasma PLs compared to the TFTs annealed in $O_2$ and with water vapor PLs, but the bias stability of the TFTs annealed in $O_2$ and with water vapor PLs was excellent.

Programming Characteristics of the multi-bit devices based on SONOS structure (SONOS 구조를 갖는 멀티 비트 소자의 프로그래밍 특성)

  • An, Ho-Myoung;Kim, Joo-Yeon;Seo, Kwang-Yell
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2003.07a
    • /
    • pp.80-83
    • /
    • 2003
  • In this paper, the programming characteristics of the multi-bit devices based on SONOS structure are investigated. Our devices have been fabricated by $0.35\;{\mu}m$ complementary metal-oxide-semiconductor (CMOS) process with LOCOS isolation. In order to achieve the two-bits per cell operation, charges must be locally trapped in the nitride layer above the channel near the junction. Channel hot electron (CHE) injection for programming can operate in multi-bit using localized trap in nitride film. CHE injection in our devices is achieved with the single power supply of 5 V. To demonstrate CHE injection, substrate current (Isub) and one-shot programming curve were investigated. The multi-bit operation which stores two-bit per cell is investigated with a reverse read scheme. Also, hot hole injection for fast erasing is used. Due to the ultra-thin gate dielectrics, our results show many advantages which are simpler process, better scalability and lower programming voltage compared to any other two-bit storage flash memory. This fabricated structure and programming characteristics are shown to be the most promising for the multi-bit flash memory.

  • PDF

Electrical characteristics of lateral poly0silicon field emission triode using LOCOS process

  • Lee, Jae-Hoon;Lee, Myoung-Bok;Park, Dong-Il;Ham, Sung-Ho;Lee, Jong-Hyun;Lee, Jung-Hee
    • Journal of Korean Vacuum Science & Technology
    • /
    • v.3 no.1
    • /
    • pp.38-42
    • /
    • 1999
  • Using the LOCOS process, we have fabricated the lateral type polysilicon field emission triodes with poly-Si/oxide/Si structure and investigated their current-voltage characteristics for three biasing modes of operation. The fabricated devices exhibit excellent electrical performances such as a relatively low turn-on anode voltage of 14 V at VGC = 0V, a stable and high emission current of 92${\mu}$A/triode over 90 hours, a small gate leakage current of 0.23 ${\mu}$A/triode and an outstanding transconductance of 57${\mu}$S/5triodes at VGC = 5V and VAC = 26V. these superior electrical operation is believed to be due to a large field enhancement effect, which is related to the sharp cathode tips produced by the LOCOS process as well as the high aspect ratio (height /radius ) of the cathode tip end.

  • PDF

Organic Thin-Film Transistors Fabricated on Flexible Substrate by Using Nanotransfer Molding

  • Hwang, Jae-Kwon;Dang, Jeong-Mi;Sung, Myung-Mo
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2010.08a
    • /
    • pp.287-287
    • /
    • 2010
  • We report a new direct patterning method, called liquid bridge-mediated nanotransfer molding (LB-nTM), for the formation of two- or three-dimensional structures with feature sizes between tens of nanometers and tens of micron over large areas. LB-nTM is based on the direct transfer of various materials from a mold to a substrate via a liquid bridge between them. This procedure can be adopted for automated direct printing machines that generate patterns of functional materials with a wide range of feature sizes on diverse substrates. Arrays of TIPS-PEN TFTs were fabricated on 4" polyethersulfone (PES) substrates by LB-nTM using PDMS molds. An inverted staggered structure was employed in the TFT device fabrication. A 150 nm-thick indium-tin oxide (ITO) gate electrode and a 200 nm-thick SiO2dielectric layer were formed on a PES substrate by sputter deposition. An array of TIPS-PEN patterns (thickness: 60 nm) as active channel layers was fabricated on the substrate by LB-nTM. The nominal channel length of the TIPS-PEN TFT was 10 mm, while the channel width was 135 mm. Finally, the source and drain electrodes of 200 nm-thick Ag were defined on the substrate by LB-nTM. The TIPS-PEN TFTs can endure strenuous bending and are also transparent in the visible range, and therefore potentially useful for flexible and invisible electronics.

  • PDF

RESULTS OF THE TOTAL DOSE EXPERIMENT ON KITSAT-1 (우리별 1호에서의 총 방사선 측정 실험)

  • 이대희;신영훈;민경욱
    • Journal of Astronomy and Space Sciences
    • /
    • v.14 no.1
    • /
    • pp.80-86
    • /
    • 1997
  • High energy particles in the earth's radiation belts cause transient and long term effects on electronic materials, devices, and integrated circuits on board the satellites. Hence, it is very important to have the information on the space radiation environment and the damage on the electronics caused by the se high energy particles. One of the radiation monitor devices frequently used in space is RADFET, a specially designed MOSFET with a thick gate oxide region. The present study focuses on the calibration of RADFET TOT500 using the $Co^{60}{\gamma}-ray$ source. The result shows that the response of RADFET is very sensitive to the change of temperature. The peculiar behavior observed in the TDE (Total Dose Experiment) on board the KITSAT-1 is identified as the thermal effect due to the change in the eclipse rate of the satellite.

  • PDF

An Amorphous Silicon Local Interconnection (ASLI) CMOS with Self-Aligned Source/Drain and Its Electrical Characteristics

  • Yoon, Yong-Sun;Baek, Kyu-Ha;Park, Jong-Moon;Nam, Kee-Soo
    • ETRI Journal
    • /
    • v.19 no.4
    • /
    • pp.402-413
    • /
    • 1997
  • A CMOS device which has an extended heavily-doped amorphous silicon source/drain layer on the field oxide and an amorphous silicon local interconnection (ASLI) layer in the self-aligned source/drain region has been studied. The ASLI layer has some important roles of the local interconnections from the extended source/drain to the bulk source/drain and the path of the dopant diffusion sources to the bulk. The junction depth and the area of the source/drain can be controlled easily by the ASLI layer thickness. The device in this paper not only has very small area of source/drain junctions, but has very shallow junction depths than those of the conventional CMOS device. An operating speed, however, is enhanced significantly compared with the conventional ones, because the junction capacitance of the source/drain is reduced remarkably due to the very small area of source/drain junctions. For a 71-stage unloaded CMOS ring oscillator, 128 ps/gate has been obtained at power supply voltage of 3.3V. Utilizing this proposed structure, a buried channel PMOS device for the deep submicron regime, known to be difficult to implement, can be fabricated easily.

  • PDF

Sensitivity Alterable Biosensor Based on Gated Lateral BJT for CRP Detection

  • Yuan, Heng;Kang, Byoung-Ho;Lee, Jae-Sung;Jeong, Hyun-Min;Yeom, Se-Hyuk;Kim, Kyu-Jin;Kwon, Dae-Hyuk;Kang, Shin-Won
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.13 no.1
    • /
    • pp.1-7
    • /
    • 2013
  • In this paper, a biosensor based on a gated lateral bipolar junction transistor (BJT) is proposed. The gated lateral BJT can function as both a metal-oxide-semiconductor field-effect transistor (MOSFET) and a BJT. By using the self-assembled monolayer (SAM) method, the C-reactive protein antibodies were immobilized on the floating gate of the device as the sensing membrane. Through the experiments, the characteristics of the biosensor were analyzed in this study. According to the results, it is indicated that the gated lateral BJT device can be successfully applied as a biosensor. Additionally, we found that the sensitivity of the gated lateral BJT can be varied by adjusting the emitter (source) bias.

High-Isolation SPDT RF Switch Using Inductive Switching and Leakage Signal Cancellation

  • Ha, Byeong Wan;Cho, Choon Sik
    • Journal of electromagnetic engineering and science
    • /
    • v.14 no.4
    • /
    • pp.411-414
    • /
    • 2014
  • A switch is one of the most useful circuits for controlling the path of signal transmission. It can be added to digital circuits to create a kind of gate-level device and it can also save information into memory. In RF subsystems, a switch is used in a different way than its general role in digital circuits. The most important characteristic to consider when designing an RF switch is keeping the isolation as high as possible while also keeping insertion loss as low as possible. For high isolation, we propose leakage signal cancellation and inductive switching for designing a singlepole double-throw (SPDT) RF switch. By using the proposed method, an isolation level of more than 23 dB can be achieved. Furthermore, the heterojunction bipolar transistor (HBT) process is used in the RF switch design to keep the insertion loss low. It is demonstrated that the proposed RF switch has an insertion loss of less than 2 dB. The RF switch operates from 1 to 8 GHz based on the $0.18-{\mu}m$ SiGe HBT process, taking up an area of $0.3mm^2$.

A High Efficiency, High Power-Density GaN-based Triple-Output 48V Buck Converter Design (GaN MOSFET을 이용한 고밀도, 고효율 48V 버스용 3-출력 Buck Converter 설계)

  • Lee, Sangmin;Lee, Seung-Hwan
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.25 no.5
    • /
    • pp.412-419
    • /
    • 2020
  • In this study, a 70 W buck converter using GaN metal-oxide-semiconductor field-effect transistor (MOSFET) is developed. This converter exhibits over 97 % efficiency, high power density, and 48 V-to-12 V/1.2 V/1 V (triple output). Three gate drivers and six GaN MOSFETs are placed in a 1 ㎠ area to enhance power density and heat dissipation capacity. The theoretical switching and conduction losses of the GaN MOSFETs are calculated. Inductances, capacitances, and resistances for the output filters of the three buck converters are determined to achieve the desired current, voltage ripples, and efficiency. An equivalent circuit model for the thermal analysis of the proposed triple-output buck converter is presented. The junction temperatures of the GaN MOSFETs are estimated using the thermal model. Circuit operation and temperature analysis are evaluated using a circuit simulation tool and the finite element analysis results. An experimental test bed is built to evaluate the proposed design. The estimated switch and heat sink temperatures coincide well with the measured results. The designed buck converter has 130 W/in3 power density and 97.6 % efficiency.