• Title/Summary/Keyword: gain boosting

Search Result 47, Processing Time 0.027 seconds

An Integrated High Linearity CMOS Receiver Frontend for 24-GHz Applications

  • Rastegar, Habib;Ryu, Jee-Youl
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.16 no.5
    • /
    • pp.595-604
    • /
    • 2016
  • Utilizing a standard 130-nm CMOS process, a RF frontend is designed at 24 GHz for automotive collision avoidance radar application. Single IF direct conversion receiver (DCR) architecture is adopted to achieve high integration level and to alleviate the DCR problem. The proposed frontend is composed of a two-stage LNA and downconversion mixers. To save power consumption, and to enhance gain and linearity, stacked NMOS-PMOS $g_m$-boosting technique is employed in the design of LNA as the first stage. The switch transistors in the mixing stage are biased in subthreshold region to achieve low power consumption. The single balanced mixer is designed in PMOS transistors and is also realized based on the well-known folded architecture to increase voltage headroom. This frontend circuit features enhancement in gain, linearity, and power dissipation. The proposed circuit showed a maximum conversion gain of 19.6 dB and noise figure of 3 dB at the operation frequency. It also showed input and output return losses of less than -10 dB within bandwidth. Furthermore, the port-to-port isolation illustrated excellent characteristic between two ports. This frontend showed the third-order input intercept point (IIP3) of 3 dBm for the whole circuit with power dissipation of 6.5 mW from a 1.5 V supply.

Design of a Programmable Gain Amplifier with Digital Gain Control Scheme using CMOS Switch (CMOS 스위치를 이용한 디지털 이득 제어 구조의 PGA 설계)

  • Kim, Cheol-Hwan;Park, Seung-Hun;Lee, Jung-Hoon;Lim, Jae-Hwan;Lee, Joo-Seob;Choi, Geun-Ho;Lim, Yoon-Sung;Ryu, Jee-Youl
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2013.10a
    • /
    • pp.354-356
    • /
    • 2013
  • 본 논문에서는 CMOS 스위치를 이용한 디지털 이득 제어 구조를 가진 이득 조절 증폭기 (PGA, Programmable Gain Amplifier)를 제안한다. 기존의 아날로그 이득 제어 방식에서는 가변적인 트랜스 컨덕턴스를 활용하는 과정에서 바이어스 전류나 전압에 의해 이득이 변하게 되어 순간적으로 구성회로의 바이어스 포인트가 변하기 때문에 왜곡이 발생하게 되는 문제점이 있다. 본 논문에서는 이러한 문제점을 해결하기 위해 기존의 gm-boosting 증폭기를 변형한 디지털 이득 제어 방식으로 설계되어 있기 때문에 우수한 선형성을 가지며 특수 목적에 맞도록 그 이득을 6dB에서 60dB까지 7가지 단계로 조절 가능하다. 제안한 PGA는 기존 회로에 비해 0.2dB 보다 작은 이득오차와 0.47mW의 낮은 소비전력 특성을 보였다.

  • PDF

Design of a Stereo Hearing Aid Module for Presbycusis (노인성 난청 보상을 위한 양 이 보청 모듈 설계)

  • Lee, Kwang
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.15 no.4
    • /
    • pp.779-784
    • /
    • 2020
  • In this paper, we improved the high frequency noise characteristics of the previously proposed hearing aid circuits for presbycusis, and we designed and fabricated a stereo hearing aid module. The cause of high frequency noise, which occurs in some cases in the previous circuits under high gain conditions, was analyzed through simulations. Two mute switches were added to adjust each boosting gain for right and left ears more accurately by muting the sound of the other ear when adjusting the gain of one ear in the stereo hearing aid module.

Fabrication of an Optical Fiber Amplifier Using Long-period Fiber Gratings Formed by Periodically Arrayed Metal Wire (금속선의 주기적 배열로 유도된 장주기 격자를 이용한 이득 평탄화된 광섬유 증폭기 제작)

  • Sohn, Kyung-Rak;Hwang, Woong;Shim, June-Hwan
    • Journal of Navigation and Port Research
    • /
    • v.31 no.10
    • /
    • pp.833-837
    • /
    • 2007
  • In this study, we have fabricated a gain flattened erbium-doped optical fiber amplifier. Gain flattening filters were realized by the strain-induced long period fiber gratings, which are made of periodically arrayed metal wires. Using the filter of $550{\mu}m$ period, spontaneous emission amplified at C-band wavelength by a 980nm pumping laser was flattened within 1dB of gain ripple. The performance of the simultaneous multi channel amplification was measured using a fabry-perot laser diode. Amplification ratio was above 20dB. This amplifier can be applied to the long distance transmission system based on a wavelength division multiplexing for boosting an attenuated signal.

A Design of CMOS ADC for Video Interface (비디오 신호 인터페이스를 위한 CMOS ADC의 설계)

  • 안승헌;권오준;임진업;최중호
    • Proceedings of the IEEK Conference
    • /
    • 2003.07b
    • /
    • pp.975-978
    • /
    • 2003
  • 본 논문에서는 비디오 신호 인터페이스를 위해 10비트 50MHz ADC 를 설계하였으며 DCL(digital-error correction logic)을 갖는 3-3-3-4 구조의 파이프라인 방식을 사용하였다. SHA(sample and hold amplifier)와 MDAC (multiplying digital-to-analog converter)에 쓰이는 증폭기는 높은 이득을 갖도록 gain-boosting 기법을 적용하였으며, 전력소모와 면적을 줄이기 위해 capacitor scaling 기법을 적용하였다. 본 ADC 는 0.35 μm double-poly four-metal n-well CMOS 공정으로 설계 및 제작하였으며, 전체 회로는 3.3V 단일 전원 전압에서 동작하도록 설계하였다. 측정 결과 5MHz 의 입력을 인가하였을 때 SNDR 은 56.7dB, 전체 전력 소모는 112mW 이며, 입출력 단의 패드를 포함한 전체 칩 면적은 2.6mm×2.6mm이다.

  • PDF

Ensemble deep learning-based models to predict the resilient modulus of modified base materials subjected to wet-dry cycles

  • Mahzad Esmaeili-Falak;Reza Sarkhani Benemaran
    • Geomechanics and Engineering
    • /
    • v.32 no.6
    • /
    • pp.583-600
    • /
    • 2023
  • The resilient modulus (MR) of various pavement materials plays a significant role in the pavement design by a mechanistic-empirical method. The MR determination is done by experimental tests that need time and money, along with special experimental tools. The present paper suggested a novel hybridized extreme gradient boosting (XGB) structure for forecasting the MR of modified base materials subject to wet-dry cycles. The models were created by various combinations of input variables called deep learning. Input variables consist of the number of W-D cycles (WDC), the ratio of free lime to SAF (CSAFR), the ratio of maximum dry density to the optimum moisture content (DMR), confining pressure (σ3), and deviatoric stress (σd). Two XGB structures were produced for the estimation aims, where determinative variables were optimized by particle swarm optimization (PSO) and black widow optimization algorithm (BWOA). According to the results' description and outputs of Taylor diagram, M1 model with the combination of WDC, CSAFR, DMR, σ3, and σd is recognized as the most suitable model, with R2 and RMSE values of BWOA-XGB for model M1 equal to 0.9991 and 55.19 MPa, respectively. Interestingly, the lowest value of RMSE for literature was at 116.94 MPa, while this study could gain the extremely lower RMSE owned by BWOA-XGB model at 55.198 MPa. At last, the explanations indicate the BWO algorithm's capability in determining the optimal value of XGB determinative parameters in MR prediction procedure.

Estimating pile setup parameter using XGBoost-based optimized models

  • Xigang Du;Ximeng Ma;Chenxi Dong;Mehrdad Sattari Nikkhoo
    • Geomechanics and Engineering
    • /
    • v.36 no.3
    • /
    • pp.259-276
    • /
    • 2024
  • The undrained shear strength is widely acknowledged as a fundamental mechanical property of soil and is considered a critical engineering parameter. In recent years, researchers have employed various methodologies to evaluate the shear strength of soil under undrained conditions. These methods encompass both numerical analyses and empirical techniques, such as the cone penetration test (CPT), to gain insights into the properties and behavior of soil. However, several of these methods rely on correlation assumptions, which can lead to inconsistent accuracy and precision. The study involved the development of innovative methods using extreme gradient boosting (XGB) to predict the pile set-up component "A" based on two distinct data sets. The first data set includes average modified cone point bearing capacity (qt), average wall friction (fs), and effective vertical stress (σvo), while the second data set comprises plasticity index (PI), soil undrained shear cohesion (Su), and the over consolidation ratio (OCR). These data sets were utilized to develop XGBoost-based methods for predicting the pile set-up component "A". To optimize the internal hyperparameters of the XGBoost model, four optimization algorithms were employed: Particle Swarm Optimization (PSO), Social Spider Optimization (SSO), Arithmetic Optimization Algorithm (AOA), and Sine Cosine Optimization Algorithm (SCOA). The results from the first data set indicate that the XGBoost model optimized using the Arithmetic Optimization Algorithm (XGB - AOA) achieved the highest accuracy, with R2 values of 0.9962 for the training part and 0.9807 for the testing part. The performance of the developed models was further evaluated using the RMSE, MAE, and VAF indices. The results revealed that the XGBoost model optimized using XGBoost - AOA outperformed other models in terms of accuracy, with RMSE, MAE, and VAF values of 0.0078, 0.0015, and 99.6189 for the training part and 0.0141, 0.0112, and 98.0394 for the testing part, respectively. These findings suggest that XGBoost - AOA is the most accurate model for predicting the pile set-up component.

Low power 3rd order single loop 16bit 96kHz Sigma-delta ADC for mobile audio applications. (모바일 오디오용 저 전압 3 차 단일루프 16bit 96kHz 시그마 델타 ADC)

  • Kim, Hyung-Rae;Park, Sang-Hune;Jang, Young-Chan;Jung, Sun-Y;Kim, Ted;Park, Hong-June
    • Proceedings of the IEEK Conference
    • /
    • 2005.11a
    • /
    • pp.777-780
    • /
    • 2005
  • 모바일 오디오 적용을 위한 저전력 ${\Sigma}{\Delta}$ Modulator 에 대한 설계와 layout 을 보였다. 전체 구조는 3 차 단일 피드백 루프이며, 해상도는 16bit 을 갖는다. 샘플링 주파수에 따른 Over-sampling Ratio 는 128(46kHz) 또는 64(96kHz) 가 되도록 하였다. 차동 구조를 사용한 3 차 ${\Sigma}{\Delta}$ modulator 내의 적분기에 사용된 Op-Amp 는 DC-Gain 을 높이기 위해서 Gain-boosting 기법이 적용되었다. ${\Sigma}{\Delta}$ modulator 의 기준 전압은 전류 모드 Band-Gap Reference 회로에서 공급이 되며, PVT(Process, Voltage, Temperature) 변화에 따른 기준 전압의 편차를 보정하기 위하여, binary 3bit 으로 선택하도록 하였다. DAC 에서 사용되는 단위 커패시터의 mismatch 에 의한 성능 감소를 막기 위해, DAC 신호의 경로를 임의적으로 바꿔주는 scrambler 회로를 이용하였다. 4bit Quantizer 내부의 비교기 회로는 고해상도를 갖도록 설계하였고, 16bit thermometer code 에서 4bit binary code 변환시 발생하는 에러를 줄이기 위해 thermometer-to-gray, gray-to-binary 인코딩 방법을 적용하였다. 0.18um CMOS standard logic 공정 내 thick oxide transistor(3.3V supply) 공정을 이용하였다. 입력 전압 범위는 2.2Vp-p,diff. 이며, Typical process, 3.3V supply, 50' C 시뮬레이션 조건에서 2Vpp,diff. 20kHz sine wave 를 입력으로 할 때 SNR 110dB, THD 는 -95dB 이상의 성능을 보였고, 전류 소모는 6.67mA 이다. 또한 전체 layout 크기는 가로 1100um, 세로 840um 이다.

  • PDF

Korea's 6th industrial case and competitiveness plan through Japan and China

  • Park, Sang youn;Kim, Hyun Jun;Song, Duk-young;Park, Hyoung ho
    • International Journal of Advanced Culture Technology
    • /
    • v.6 no.2
    • /
    • pp.36-42
    • /
    • 2018
  • The types of sixth industry to aim of boosting agriculture and rural areas and Korea's sixth industrial cases(Local community, production-centric, distribution-centric, dine out-centric, treatment-centric, export-centric) and competitiveness measures through Japan and China. Specifically, the competitiveness through the sixth industrial case is to maximize added value through cooperation between communities and to coexist among local residents. Efforts are needed not only to create jobs for the elderly but also to gain consumer confidence, and various measures should be sought to establish a cooperative system. In addition, as customers ' needs change rapidly in the smart age, the life cycle of goods and services is getting extremely faster. Therefore, the sixth industry is expected to be able to predict changes in customer and market trends quickly and accurately, thus making efforts to bring new products and services to market more necessary and contributing to achieving rural activation.

Performance of a Coded Frequency Hopping OFDMA System with an Iterative Receiver in Uplink Cellular Environments (상향 링크 셀룰러 환경에서 반복 수신 기법을 적용한 부호화된 주파수 도약 OFDMA 시스템의 성능)

  • Kim, Yun-Hee;Kang, Sung-Kyo
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.30 no.11C
    • /
    • pp.1108-1115
    • /
    • 2005
  • In this paper, we propose a practical iterative channel estimation and decoding method for an LDPC-coded frequency hopping OFDMA system in the uplink of a packet-based cellular system. In the method, the channel gain and noise variance are iteratively estimated with both pilot symbols and LDPC decoder outputs to provide more reliable decoding metrics in intercell interference (ICI) environments. In addition, the channel correlation coefficient is also estimated to select proper filter coefficients according to the channel variation rate. Through simulations under the various channel conditions and different receiver configurations, it is shown that the proposed iterative receiver improves the performance without boosting the pilot power and mitigates the adverse effects of the non-uniform ICI.