• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2017년도 전력전자학술대회
• /
• pp.18-19
• /
• 2017

This paper shows the design of the high voltage capacitor charger which using a modified series parallel resonant converter. The used silicon carbide Metal-Oxide Semiconductor Field Effect Transistor (SiC MOSFET) is proper for the few hundred kHz of high switching frequency to overcome the bulk resonant inductor and snubber capacitors. Furthermore, to increase the amount of the charging current, three phase delta transformer is used as well as the secondary sides are connected in parallel. In this paper, the design procedure of the high voltage capacitor charger is suggested and the output power is verified by the experimental results with the rated resistor load.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제13권4호
• /
• pp.272-281
• /
• 2013

This paper presents low power frequency shift keying (FSK) transmitter using all digital PLL (ADPLL) for smart utility network (SUN). In order to operate at low-power and to integrate a small die area, the ADPLL is adopted in transmitter. The phase noise of the ADPLL is improved by using a fine resolution time to digital converter (TDC) and digitally controlled oscillator (DCO). The FSK transmitter is implemented in $0.18{\mu}m$ 1-poly 6-metal CMOS technology. The die area of the transmitter including ADPLL is $3.5mm^2$. The power consumption of the ADPLL is 12.43 mW. And, the power consumptions of the transmitter are 35.36 mW and 65.57 mW when the output power levels are -1.6 dBm and +12 dBm, respectively. Both of them are supplied by 1.8 V voltage source. The frequency resolution of the TDC is 2.7 ps. The effective DCO frequency resolution with the differential MOS varactor and sigma-delta modulator is 2.5 Hz. The phase noise of the ADPLL output at 1.8 GHz is -121.17 dBc/Hz with a 1 MHz offset.

• 한국항행학회논문지
• /
• 제21권3호
• /
• pp.220-229
• /
• 2017

본 연구는 다양한 DC 전원을 활용할 수 있는 승압형 DC-DC 컨버터로 설계사양을 통한 인덕터 L과 커패시터 C의 값을 산출하여 PSPICE를 통한 최적의 값을 추정하였다. 승압형 DC-DC 컨버터는 스위치 소자로 IRF840을 사용하였으며 역회복 시간(reverse recovery time)이 뛰어난 쇼트키 다이오드(schottky rectifiers)인 D10SC6M을 사용하여 정전류 제어 (constant current controller)가 가능하도록 구성하였으며 열저항을 고려한 파워 LED 모듈 (power LED module)을 제작하여 구동하였다. 컨버터의 스위칭 주파수는 50 kHz로 최초 듀티비는 10 %에서 출력전압의 검출 값에 따라 점차적으로 증가시키도록 하였다. 그 결과로 승압형 파워 LED 구동기를 시뮬레이션 한 특성은 설계사양과 비교하여 5 %이하의 오차로 근사적으로 나타났고, 입력전압 15 V를 인가하여 안정된 24 V의 안정된 출력전압을 얻었으며 디밍제어 (dimming control)를 통한 밝기 조절 및 소비전류의 조정이 가능하였다.

• 센서학회지
• /
• 제31권2호
• /
• pp.115-119
• /
• 2022

A readout circuit for a mercury-cadmium-telluride (MCT)-amplified mid-wave infrared (IR) photodetector was realized and applied to noncontact chemical agent detectors based on a quantum cascade laser (QCL). The QCL emitted 250 times for each wavelength in 0.2-㎛ steps from 8 to 12 ㎛ with a frequency of 100 kHz and duty ratio of 10%. Because of the nonconstant QCL emission power during on-duty, averaging the photodetector signals is essential. Averaging can be performed in digital back-end processing through a high-speed analog-to-digital converter (ADC) or in analog front-end processing through an integrator circuit. In addition, it should be considered that the 250 IR data points should be completely transferred to a PC during each wavelength tuning period of the QCL. To average and minimize the IR data, we designed a readout circuit using the analog front-end processing method. The proposed readout circuit consisted of a switched-capacitor integrator, voltage level shifter, relatively low-speed analog-to-digital converter, and micro-control unit. We confirmed that the MCT photodetector signal according to the QCL source can be accurately read and transferred to the PC without omissions.

• 한국정보통신학회논문지
• /
• 제6권2호
• /
• pp.151-158
• /
• 2002

본 논문에서는 저 위상잡음과 고안정 특성을 나타내는 디지털 MMDS용 위상고정 발진기를 설계하였으며 전압제어 발진기용 능동소자의 비선형 등가모델에 의하여 저 위상잡음 파라미터와 안정된 전압제어 발진기의 필요충분 조건을 분석하였다. 설계된 전압제어 발진기에 위상고정루프를 적용하여 위상고정 마이크로파 발진기를 구현하였으며 고안정 전압제어 발진기에 대하여 시뮬레이션한 결과 －90dBc/Hz @ 10KHz의 위상잡음을 보였으며 위상고정 마이크로파 발진기에 대한 실험 결과 －85dBc/Hz @ 10KHz의 위상잡음을 얻었다. 고안정도와 저 위상잡음특성을 나타내는 위상고정 마이크로파 발진기의 설계모델을 디지털 MMDS 단말기용 고안정 주파수 합성기로 응용할 수 있음을 보였다.

• 한국통신학회논문지
• /
• 제35권5A호
• /
• pp.504-512
• /
• 2010

본 논문에서는 무선 USB 칩-셋 내 무선통신시스템단에 적용될 수 있는 6비트 800MS/s 플래쉬 A/D 변환기를 설계하였다. 기존의 A/D 변환기에서 서로 독립적으로 사용되던 오차보정회로단과 동기화단을 하나의 회로로 간소화 시켜서, 하드웨어에 대한 부담을 감소시켰다. 제안한 오차보정회로는 기존의 오차보정회로보다 MOS 트랜지스터의 수를 5개 감소시킬 수 있으며, 오차보정회로 한 개당 면적은 9% 정도 감소하게 된다. 설계된 A/D 변환기는 $0.18{\mu}m$ CMOS 1-poly 6-metal 공정으로 제작되었으며 측정 결과 입력 범위 0.8Vpp, 1.8V의 전원 전압에서 182mW의 전력 소모를 나타내었다. 800MS/s의 변환속도와 128.1MHz의 입력주파수에서 4.0비트의 ENOB을 나타내었다.

• Journal of Power Electronics
• /
• 제17권5호
• /
• pp.1363-1371
• /
• 2017

In this paper, an improved Direct Power Control (DPC) algorithm is presented for grid connected three phase PWM rectifiers. The new DPC approach is based on two main tasks. First the optimization of the look-up table, which is well-known in conventional DPC, is outlined for selecting the optimum converter output voltage vectors. Secondly a very simple and effective method is used to directly calculate their duty cycles from the power errors. Therefore, the measured active and reactive powers are made to track their references using hysteresis controllers. Then two vectors are selected and applied during one control cycle to minimize both the active and reactive power ripples. The main advantages of this method are that there is no need of linear current controllers, coordinates transformations or modulators. In addition, the control strategy is able to operate at constant switching frequencies to ease the design of the power converter and the AC harmonic filter. The control exhibits a good steady state performance and improves the dynamic response without any overshoot in the line current. Theoretical principles of the proposed method are discussed. Both simulation and experimental results are presented to verify the performance and effectiveness of this control scheme.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2001년도 제14회 신호처리 합동 학술대회 논문집
• /
• pp.777-783
• /
• 2001

This paper is mainly concerned with the state of the practical developments of a constants PWM bridge type resonants DC-DC suitable converter for Nd:YAG Laser with a Microprocessor. (PIC16C54 & 8051) The use of IGBT power supply with feedback control of flashLamp currents imparts a advantages to Nd:YAG Laser for materials processing. these include the alility to tailor the pulseshape and modify pulse parameters on a pulse- by pulse basis. And Correct choice of pulseshape can enhance the repeatability of the process. as higher power IGBT became available, act ive pulseforming power supplies will find greater user in deep hole drilling machine By Using certain control tecniques, utililized in designing Pic16c54 from Microchip technology and Intel 8051, also Mornitoring from Microsoft Visual Basic 5, And it allowed us to designed and fabricate ahigh repel it ion rate and high power(HRHP) pulsed Nd:YAG laser system, As a result of that, the current pulsewidth could be contort led 200s to 350s(step 50s) , and the pulse repetition rate could be adjusted 500pps to 1150pps. In addition, in the case of one laser head consisting of a Nd:YAG laser rod and two flashlamps , the maximum laser output of 240w was produced at the condition of 350s and 1150pps, and that of about 480w was generated at the same condition when two laser heads were arranged in cascade.

• Journal of Power Electronics
• /
• 제17권4호
• /
• pp.914-922
• /
• 2017

Multilevel converters have attracted a lot of attention in recent years. The efficiency parameters of a multilevel converter such as the switching losses and total harmonic distortion (THD) mainly depend on the modulation strategy used to control the converter. Among all of the modulation techniques, the selective harmonic elimination (SHE) method is particularly suitable for high-power applications due to its low switching frequency and high quality output voltage. This paper proposes a new expression for the SHE problem in five-level converters. Based on this new expression, a simple analytical method is introduced to determine the feasible modulation index intervals and to calculate the exact value of the switching angles. For each selected harmonic, this method presents three-level or five-level waveforms according to the value of the modulation index. Furthermore, a flowchart is proposed for the real-time implementation of this analytical method, which can be performed by a simple processor and without the need of any lookup table. The performance of the proposed algorithm is evaluated with several simulation and experimental results for a single phase five-level diode-clamped inverter.

• Journal of Power Electronics
• /
• 제11권3호
• /
• pp.271-278
• /
• 2011

This paper presents a LLC resonant controller IC for secondary side control without external active devices to achieve low profile and low cost LED back light units. A gate driving transformer is adopted to isolate the primary side and the secondary side instead of an opto-coupler. A new integrated dimming circuitry is proposed to improve the dynamic current control characteristic and the current density of a LED for the brightness modulation of a large screen LCD. A dual-slope clock generator is proposed to overcome the frequency error due to the under shoot in conventional approaches. This chip is fabricated using 0.35 ${\mu}m$ BCD technology and the die size is $2{\times}2\;mm^2$. The frequency range of the clock generator is from 50 kHz to 500 kHz and the range of the dead time is from 50 ns to 2.2 ${\mu}s$. The efficiency of the LED driving circuit is 97 % and the current consumption is 40 mA for a 100 kHz operation frequency from a 15 V supply voltage.