A 12 mW ADPLL Based G/FSK Transmitter for Smart Utility Network in 0.18 ㎛ CMOS |
Park, Hyung-Gu
(College of Information and Communication Engineering, Sungkyunkwan University)
Kim, Hongjin (College of Information and Communication Engineering, Sungkyunkwan University) Lee, Dong-Soo (College of Information and Communication Engineering, Sungkyunkwan University) Yu, Chang-Zhi (College of Information and Communication Engineering, Sungkyunkwan University) Ku, Hyunchul (Konkuk University) Lee, Kang-Yoon (College of Information and Communication Engineering, Sungkyunkwan University) |
1 | Hongjin Kim, SoYoung Kim, and Kang-Yoon Lee, "Low power FSK transmitter using all-digital PLL for IEEE 802.15.4g application", Analog Integrated Circuits and Signal Processing, vol. 74, no. 3, pp. 599-612, Mar 2013. DOI |
2 | IEEE Draft Standard for Information technology, "Wireless Medium Access Control (MAC) and Physical Layer (PHY) Specifications for Low-Rate Wireless Personal Area Networks (WPANs)", P802.15.4g/D2, Oct. 2010. |
3 | M. H. Perrott, T. L. Tewksbury, III, and C. G. Sodini, "A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 2048-2060, Dec. 1997. DOI ScienceOn |
4 | R. B. Staszewski, P. T. Balsara, "Phase-domain alldigital phase-locked loop," IEEE Trans. Circuits Syst. II, Expr. Briefs, vol. 52, no. 3, pp. 159-163, Mar. 2005. DOI ScienceOn |
5 | V. Kratyuk, P. K. Hanumolu, K. Ok, Moon Un-Ku, K. Mayaram, "A Digital PLL With a Stochastic Time-to-Digital Converter," IEEE Trans. Circuits Syst. I, vol. 56, no. 8, pp. 1612-1621, Aug. 2009. DOI ScienceOn |
6 | Young-Hun Seo, Seon-Kyoo Lee, Jae-Yoon Sim "A 1-GHz Digital PLL With a 3-ps Resolution Floating-Point-Number TDC in a 0.18- CMOS," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 58, no 2, pp. 70-74, Feb. 2011. DOI ScienceOn |
7 | YoungGun Pu, AnSoo Park, Joon-Sung Park, and Kang-Yoon Lee, "Low-Power, All Digital Phase- Locked Loop with a Wide-Range, High Resolution TDC," ETRI Journal, vol. 33, no. 3, pp. 201-209, June. 2011 과학기술학회마을 DOI ScienceOn |
8 | C.-M. Hsu, M. Z. Strayer, and M. H. Perrott, "A Low-Noise, Wide-BW 3.6 GHz Digital Fractional- N Synthesizer With a Noise-Shaping Time-to Digital Converter and Quantization Noise Cancellation," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2776-2786, Dec. 2008. DOI ScienceOn |
9 | Sang-Sun Yoo, Yong-Chang Choi, Hong-Joo Song, Seung-Chan Park, Jeong-Ho Park, and Hyung-Joun Yoo, "A 5.8-GHz High-Frequency Resolution Digitally Controlled Oscillator Using the Difference Between Inversion and Accumulation Mode Capacitance of pMOS Varactors," IEEE Transactions on Microwave Theory and Techniques, vol. 59, no. 2, pp. 375-382, Feb. 2011. DOI ScienceOn |
![]() |