• Title/Summary/Keyword: frequency-to-voltage converter

Search Result 920, Processing Time 0.03 seconds

Design of a 6-bit 500MS/s CMOS A/D Converter with Comparator-Based Input Voltage Range Detection Circuit (비교기 기반 입력 전압범위 감지 회로를 이용한 6비트 500MS/s CMOS A/D 변환기 설계)

  • Dai, Shi;Lee, Sang Min;Yoon, Kwang Sub
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.38A no.4
    • /
    • pp.303-309
    • /
    • 2013
  • A low power 6-bit flash ADC that uses an input voltage range detection algorithm is described. An input voltage level detector circuit has been designed to overcome the disadvantages of the flash ADC which consume most of the dynamic power dissipation due to comparators array. In this work, four digital input voltage range detectors are employed and each input voltage range detector generates the specific clock signal only if the input voltage falls between two adjacent reference voltages applied to the detector. The specific clock signal generated by the detector is applied to turn the corresponding latched comparators on and the rest of the comparators off. This ADC consumes 68.82mW with a single power supply of 1.2V and achieves 4.9 effective number of bits for input frequency up to 1MHz at 500 MS/s. Therefore it results in 4.75pJ/step of Figure of Merit (FoM). The chip is fabricated in 0.13-um CMOS process.

A Single-Chip CMOS Digitally Synthesized 0-35 MHz Agile Function Generator

  • Meenakarn, C.;Thanachayanont, A.
    • Proceedings of the IEEK Conference
    • /
    • 2002.07c
    • /
    • pp.1984-1987
    • /
    • 2002
  • This paper describes the design and implementation of a single-chip digitally synthesized 0-35MHz agile function generator. The chip comprises an integrated direct digital synthesizer (DDS) with a 10-bit on- chip digital-to-analog converter (DAC) using an n-well single-poly triple-metal 0.5-$\mu\textrm{m}$ CMOS technology. The main features of the chip include maximum clock frequency of 100 MHz at 3.3-V supply voltage, 32-bit frequency tuning word resolution, 12-bit phase tuning word resolution, and an on-chip 10-bit DAC. The chip provides sinusoidal, ramp, saw-tooth, and random waveforms with phase and frequency modulation, and power-down function. At 100-MHz clock frequency, the chip covers a bandwidth from dc to 35 MHz in 0.0233-Hz frequency steps with 190-ns frequency switching speed. The complete chip occupies 12-mm$^2$die area and dissipates 0.4 W at 100-MHz clock frequency.

  • PDF

Control Strategy of MMC-HVDC under Unbalanced Grid Voltage Conditions

  • Zhang, Jianpo;Zhao, Chengyong
    • Journal of Power Electronics
    • /
    • v.15 no.6
    • /
    • pp.1499-1507
    • /
    • 2015
  • High voltage direct current transmission based on modular multilevel converter (MMC-HVDC) is one of the most promising power transmission technologies. In this study, the mathematical characteristics of MMC-HVDC are analyzed in a synchronous rotational reference frame. A hybrid current vector controller based on proportional integer plus resonant is used to uniformly control the DC and double-base frequency AC currents under unbalanced grid voltage conditions. A corresponding voltage dependent current order limiter is then designed to solve the overcurrent problems that may occur. Moreover, the circulating current sequence components are thoroughly examined and controlled using a developed circulating current suppressor. Simulation results verify the correctness and effectiveness of the proposed control schemes.

Three-Level ZVZCS DC/DC Converter using a Assistance Power Sources of the RailRoad Vehicles (철도차량 보조전원용 Three-Level ZVZCS DC/DC 컨버터)

  • Rho S.C.;Lim E.K.;Yang S.H.;Kim Y.H.
    • Proceedings of the KIPE Conference
    • /
    • 2003.07b
    • /
    • pp.880-885
    • /
    • 2003
  • Using a Assistance Power Sources of the Railroad Vehicles Three-Level ZVZCS DC/DC Converter is presented in this paper. The proposed three-Level DC/DC Converter Is to achieved zero voltage and zero current switching for the two Main switches. phase shift method is used a parastic capacitance by reverse recovery characteritics in a inner diode of the switching device. Also. using a diode second part of the Transformer by the simple auxiliary circuit for the achieved zero current switching of the Auxiliary switch. For the ZVZCS movement of the all switching devices is analyzed and verified under a 5kW, in the 100kHz switching frequency.

  • PDF

A stusdy on DC-DC Converter using characteristic of series resonance (공진특성을 이용한 DC-DC Converter에 관한 연구)

  • Ro, Chae-Gyun;Kim, Sung-Chul;Bae, Jin-Ho;Shin, Dong-Sam
    • Proceedings of the KIEE Conference
    • /
    • 1990.07a
    • /
    • pp.383-386
    • /
    • 1990
  • This paper concerns a DC-DC converter using the characteristic of series resonance. Operation principle of the system described by the proposed equation is illustrated. Characteristics of steady state of the system which is essential to system design is evaluated for frequency and pulse width characteristic using dimensionless parameter. The proposed circuit based in constant voltage control uses the Pulse Width Modulation - Time Ratio Control method.

  • PDF

A Comparative Study of Operation characteristics of Active Clamp Forward Converter Based on Loss Analysis (손실해석을 통한 능동 클램프 포워드 컨버터의 동작 특성비교)

  • Oh, Deog-Jin;Kim, Hee-Jun;Kim, Chang-Sun
    • Proceedings of the KIEE Conference
    • /
    • 1998.07f
    • /
    • pp.2039-2041
    • /
    • 1998
  • In this paper, Operation characteristics of the active clamp(ACL) zero-voltage-switching(ZVS) forward converter(FC) and active clamp hard- switching(HS) forward converter are compared with respect to loss analysis. The losses of semiconductor (including conduction losses and switching losses), transformer(containing the core loss and copper loss) and parasitic element of passive element (capacitor, inductor) are measured and compared for each type. For an experiment we have built 50W ACL ZVS-FC and ACL HS-FC, in which the switching frequency is 200kHz, and test it. The experimental results show that both types of operation have nearly same characteristics.

  • PDF

Zero-Voltage-Transition PWM Single-Phase Rectifier with Reduced Conduction Loss and Unity Power Factor (고역율 및 저도통손을 갖는 ZVT PWM 단상 정류기)

  • Choi, S.H.;Lee, B.C.;Paeng, S.H.;Kim, I.D.;Nho, E.C.
    • Proceedings of the KIPE Conference
    • /
    • 2005.07a
    • /
    • pp.546-548
    • /
    • 2005
  • This paper proposes a unity power factor ZVT PWM single-phase rectifier. The ZVT soft switching are achieved by using a simple ZVT circuit, and the reduced conduction losses are achieved by employing a single-stage converter, instead of a typical double-stage converter composed of front end diode rectifier and cascaded boost rectifier. Furthermore, thanks to good features such as simple PWM control at constant frequency, low switch stress and low VAR rating of commutation circuits, it is suitable for high power applications. The principle of operation is explained in detail, and simulation results of the new converter are also included.

  • PDF

A study on ZVS Half-Bridge converter Using IM(Integrated Magnetics) (IM(Integrated Magnetics)방식을 적용한 ZVS 하프브리지 컨버터에 관한 연구)

  • Lee, Dae-Hyuk;Kim, Yong;Bae, Jin-Yong;Kim, Pill-Soo;Cho, Gyu-Man
    • Proceedings of the KIEE Conference
    • /
    • 2005.04a
    • /
    • pp.164-167
    • /
    • 2005
  • This paper present ZVS Half-Bridge converter Using IM(Integrated Magnetics). In converter system, magnetic components are important devices used for energy storage, energy transfer, galvanic isolation and filtering. The purposes of IM(Integrated Magnetics) are to reduce the number of magnetic components and voltage/current ripple. This topology is use of three magnetics components thus increasing the cost and size of the system. A prototype featuring 300V input, 15V output, 400kHz switching frequency, and 150W output power.

  • PDF

A Three Level ZVZCS Phase-Shifted DC/DC Converter Using A Tapped Inductor And A Snubber Capacitor (탭-인덕터와 스너버-커패시터를 적용한 3 Level 영전압.영전류 스위칭 DC/DC 컨버터)

  • 김은수;김윤호
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.6 no.2
    • /
    • pp.209-216
    • /
    • 2001
  • The conventional three-level high frequency phase-shifted dc/dc converter has a disadvantage that a circulating current flows through transformer and switching devices during the freewheeling interval. Due to this circulating current and RMS current stress, conduction losses of transformer and switching devices increases. To alleviate these problems, we propose an improved three-level Zero Voltage and Zero Current Switchig (ZVZCS) dc/dc converter using a tapped inductor, a snubber capacitor and two snubber diodes attached at the secondary side of transformer. The proposed ZVZCS converter is verified on a 7kW, 30kHz experimental prototype.

  • PDF

Isolated Bidirectional CLLC Resonant Converter using Digital Control for LVDC Distribution System (디지털로 제어되는 저압 직류 배전용 절연형 양방향 CLLC 공진형 컨버터)

  • Jung, Jee-Hoon;Kim, Ho-Sung;Ryu, Myung-Hyo;Kim, Jong-Hyun;Kim, Tae-Jin;Baek, Ju-Won
    • Proceedings of the KIPE Conference
    • /
    • 2012.07a
    • /
    • pp.379-380
    • /
    • 2012
  • A bidirectional full-bridge CLLC resonant converter using a digital control method is proposed for a LVDC power distribution system. This converter can operate under high power conversion efficiency since the CLLC resonant network has soft switching capability for primary switches and output rectifiers. In addition, the power conversion efficiency of any directions is exactly the same as each other because of the symmetric structure of the converter. Intelligent digital control methods are proposed to regulate output voltage under any power flow directions. A 5kW prototype converter was designed for a high-frequency galvanic isolation of 380V dc buses using a digital signal processor to verify the performance of the proposed topology and algorithms.

  • PDF