• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.19 no.9
• /
• pp.1045-1050
• /
• 2008

In this paper presents a CMOS RF receiver for IR-UWB wireless communications is presented. The impulse radio based UWB receiver adopts the non-coherent demodulation that simplifies the receiver architecture and reduces power consumption. The IR-UWB receiver consists of LNA, envelop detector, VGA, and comparator and the receiver including envelope detector, VGA, and comparator is fabricated on a single chip using $0.18{\mu}m$ CMOS technology. The measured sensitivity of IR-UWB receiver is down to -70 dBm and the BER $10^{-3}$, respectively at data rate 1 Mbps. The current consumption of IR-UWB receiver except external LNA is 5 mA at 1.8 V.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.47 no.2
• /
• pp.80-85
• /
• 2010

In this paper, the efficiency of power amplifier has been maximized by the application of EER structure, and the linearity has been improved by using metamaterial structure. This paper has proposed a design of power amplifier in class-F to get the PAE, and to control dynamic power using envelope detector. CRLH structure gets high-linearity by removing harmonics arisen from the mismatching of matching circuit. The PAE and the 3rd order IMD have been improved 5.93 %, 12.83 dB compared with those of conventional Class-F amplifier, respectively.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.18 no.6 s.121
• /
• pp.584-590
• /
• 2007

In this paper, the efficiency of power amplifier has been maximized by the application of EER structure, and the linearity has been improved by using PBG structure. This paper has proposed a design of power amplifier in class-F to get the PAE, and to control dynamic power using envelope detector. PBG structure gets high-linearity by removing harmonics arisen from the mismatching of matching circuit. The PAE and the 3rd order IMD have been improved 34.64%, 6.65 dB compared with those of conventional Doherty amplifier, respectively.

• Journal of Communications and Networks
• /
• v.16 no.3
• /
• pp.270-279
• /
• 2014

The Viterbi decoding algorithm, which provides maximum - likelihood decoding, is currently considered the most widely used technique for the decoding of codes having a state description, including the class of linear error-correcting convolutional codes. Two classes of nonbinary convolutional codes are presented. Distance preserving mapping convolutional codes and M-ary convolutional codes are designed, respectively, from the distance-preserving mappings technique and the implementation of the conventional convolutional codes in Galois fields of order higher than two. We also investigated the performance of these codes when combined with a multiple frequency-shift keying (M-FSK) modulation scheme to correct narrowband interference (NBI) in power-line communications channel. Themodification of certain detectors of the M-FSK demodulator to refine the selection and the detection at the decoder is also presented. M-FSK detectors used in our simulations are discussed, and their chosen values are justified. Interesting and promising obtained results have shown a very strong link between the designed codes and the selected detector for M-FSK modulation. An important improvement in gain for certain values of the modified detectors was also observed. The paper also shows that the newly designed codes outperform the conventional convolutional codes in a NBI environment.

• Proceedings of the IEEK Conference
• /
• 2003.07a
• /
• pp.226-229
• /
• 2003

Under the prsence of the frequency and timing offset, we evaluate the BER performance of the FFH-MA system using noncoherent M-ary FSK modulation in the Rayleigh fading channel. The numerical resuts show that while the frequency and timing offset increases at a given SNR, the BER is severely degraded. The threshold level used in the envelope detector increases with the increase of the frequency and timing offset, and with the proper selection of the threshold level, the BER can be improved under the presence of such offsets.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.8 no.4
• /
• pp.277-282
• /
• 2008

A fully integrated inductorless CMOS impulse radio ultra-wideband (IR-UWB) receiver is implemented using $0.18\;{\mu}m$ CMOS technology for 3-5 GHz application. The UWB receiver adopts the non-coherent architecture, which removes the complexity of RF architecture and reduces power consumption. The receiver consists of inductorless differential three stage LNA, envelope detector, variable gain amplifier (VGA), and comparator. The measured sensitivity is -70 dBm in the condition of 5 Mbps and BER of $10^{-3}$. The receiver chip size is only $1.8\;mm\;{\times}\;0.9\;mm$. The consumed current is 15 mA with 1.8 V supply.

• Journal of the Korea Institute of Military Science and Technology
• /
• v.7 no.3 s.18
• /
• pp.93-100
• /
• 2004

In this paper, we describe the design, fabrication, and test results of a W-band FMCW radar for the metal target detection under the ground clutter environment. In order to detect metal targets on the ground, we used a single cassegrain antenna with the beamwidth of $1.45^{\circ}$ which forms pencil-beam footprint on the ground. A log envelope detector was applied to improve radar performance in the severe ground clutter known as Weibull and log normal clutter. The designed FMCW radar can acquire altitude information from the ground clutter with $\sigma_0=-23dB$ at the height of 160m. The fabricated W-band FMCW radar transmits 11 dBm power and the dynamic range of the receiver is from -106dBm to -30dBm. The performances of the fabricated sensors were tested out in the fields and detected a car target of 200m apart on the grass.

• Proceedings of the KIEE Conference
• /
• 2000.07d
• /
• pp.3145-3147
• /
• 2000

A passive RFID system consists of reader and tag. Reader is required the filter to modulate the data from backscattering signal which is transmitted by tag. The filter in the reader consists of envelope detector, amplifier, filter, and pulse shaping circuit, In this paper, design and analysis of filter in the RFID system which is operated at l3.56MHz carrier and 70KHz backscattering signal frequency is presented and is confirmed by simulation using Pspice.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.47 no.3
• /
• pp.28-34
• /
• 2010

In this paper, the transceiver for RFID reader using 13.56MHz as a carrier frequency and meeting International Standard ISO 14443 type A, 14443 type B and 15693 is presented. The receiver is composed of envelope detector, VGA(Variable Gain Amplifier), filter, comparator to recovery the received signal. The proposed automatic reference voltage generator, positive peak detector, negative peak detector, and data slicer circuit can adjust the decision level of reference voltage over the received signal amplitudes. The transmitter is designed to drive high voltage and current to meet the 15693 specification. By using inductor loading circuit which can swing more than power supply and drive large current even under low impedance condition, it can control modulation rate from 30 percent to 5 percent, 100 perccnt and drive the output currents from 5 mA to 240 mA depending on standards. The 13.56 MHZ RFID reader is implemented in $0.18\;{\mu}m$ CM08 technology at 3.3V single supply. The chip area excluding pads is $1.5mm\;{\times}\;1.5mm$.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.20 no.7
• /
• pp.657-663
• /
• 2009

A fully integrated single ended IR-UWB receiver is implemented using 0.18 ${\mu}m$ CMOS technology. The UWB receiver adopts the non-coherent architecture, which simplifies the RF architecture and reduces power consumption. The receiver consists of single-ended 2-stage LNAs, S2D, envelope detector, VGA, and comparator. The measured results show that sensitivity is -80.8 dBm at 1 Mbps and BER of $10^{-3}$. The receiver uses no external balun and the chip size is only $1.8{\times}0.9$ mm. The consumed current is very low with 13 mA at 1.8 V supply and the energy per bit performance is 23.4 nJ/bit.