• Title/Summary/Keyword: dual-slope

Search Result 59, Processing Time 0.028 seconds

Stability analyses of dual porosity soil slope

  • Satyanaga, Alfrendo;Moon, Sung-Woo;Kim, Jong R.
    • Geomechanics and Engineering
    • /
    • v.28 no.1
    • /
    • pp.77-87
    • /
    • 2022
  • Many geotechnical analyses require the investigation of water flow within partially saturated soil zone to incorporate the effect of climatic conditions. It is widely understood that the hydraulic properties of the partially saturated soil should be included in the transient seepage analyses. However, the characteristics of dual porosity soils with dual-mode water retention curve are normally modelled using single-mode mathematical equation for simplification of the analysis. In reality, the rainwater flow can be affected significantly by the dual-mode hydraulic properties of the soil. This paper presents the variations of safety factor for dual porosity soil slope with dual-mode water retention curve and dual-mode unsaturated permeability. This paper includes the development of the new dual-mode unsaturated permeability to represent the characteristics of soil with the dual-mode water retention curve. The finite element analyses were conducted to examine the role of dual-mode water retention curve and dual-mode unsaturated permeability on the variations of safety factor under rainfall loading. The results indicate that the safety factor variations of dual porosity soil slope modelled using the dual-mode water retention curve and the unsaturated permeability equation are lower than those of dual porosity slope modelled using single-mode water retention curve and unsaturated permeability equations.

Dual-Slope Ramp Reset Waveform to Improve Dark Room Contrast Ratio in AC PDPs

  • Lim, Jae-Kwnag;Cho, Byung-Gwon;Tae, Heung-Sik
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2005.07a
    • /
    • pp.639-642
    • /
    • 2005
  • A new dual-slope ramp (DSR) reset waveform is proposed to improve the dark room contrast ratio in AC-PDPs. The proposed reset waveform has two different voltage slopes during a ramp-up period. The first voltage slope is lower than the conventional ramp voltage slope, causing a reduction in the background luminance, whereas the second voltage slope is higher than the conventional ramp voltage slope, causing an increase in the background luminance. Thus, a bias voltage is also applied during the second voltage-slope period to adjust the background luminance and address discharge characteristics. As a result, the proposed dual-slope reset waveform can lower the background luminance, thereby improving the high dark room contrast ratio of an AC-PDP without reducing the address voltage margin

  • PDF

A Fast Locking Phase-Locked Loop using a New Dual-Slope Phase Frequency Detector and Charge Pump Architecture (위상고정 시간이 빠른 새로운 듀얼 슬로프 위상고정루프)

  • Park, Jong-Ha;Kim, Hoon;Kim, Hee-Jun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.5
    • /
    • pp.82-87
    • /
    • 2008
  • This paper presents a new fast locking dual-slope phase-locked loop. The conventional dual-slope phase-locked loop consists of two charge pumps and two phase-frequency detectors. In this paper, the dual-slope phase-locked loop was achieved with a charge pump and a phase-frequency detector as adjusting a current of the charge pump according to the phase difference. The proposed circuit was verified by HSPICE simulation with a $0.35{\mu}m$ CMOS standard process parameter. The phase locking time of the proposed dual-slope phase-locked loop was $2.2{\mu}s$ and that of the single-slope phase-locke loop was $7{\mu}s$.

Design of a Comparator with Improved Noise and Delay for a CMOS Single-Slope ADC with Dual CDS Scheme (Dual CDS를 수행하는 CMOS 단일 슬로프 ADC를 위한 개선된 잡음 및 지연시간을 가지는 비교기 설계)

  • Heon-Bin Jang;Jimin Cheon
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.16 no.6
    • /
    • pp.465-471
    • /
    • 2023
  • This paper proposes a comparator structure that improves the noise and output delay of a single-slope ADC(SS-ADC) used in CMOS Image Sensor (CIS). To improve the noise and delay characteristics of the output, a comparator structure using the miller effect is designed by inserting a capacitor between the output node of the first stage and the output node of the second stage of the comparator. The proposed comparator structure improves the noise, delay of the output, and layout area by using a small capacitor. The CDS counter used in the single slop ADC is designed using a T-filp flop and bitwise inversion circuit, which improves power consumption and speed. The single-slope ADC also performs dual CDS, which combines analog correlated double sampling (CDS) and digital CDS. By performing dual CDS, image quality is improved by reducing fixed pattern noise (FPN), reset noise, and ADC error. The single-slope ADC with the proposed comparator structure is designed in a 0.18-㎛ CMOS process.

Development of the voltage management recorder using o dual-slope A/D converter for power distribution lines (Dual-slope A/D 변환을 이용한 배전선 전압관리용 계측기 개발)

  • 손수국
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.16 no.5
    • /
    • pp.38-44
    • /
    • 2002
  • This paper describes the development of a new voltage recorder for the voltage management of power distribution lines. The voltage characteristics and measurement problems for the power distribution lines are analyzed and the functions required for the recorder are discussed. Applying a dual-slope A/D converter with low noise characteristics the voltage measurement algorithm, design and implementation for the recorder are discussed. Finally, the voltage variations of long-duration over-voltages or under-voltages, and short-duration temporary interruption based on IEEE 1159 are analyzed. It is verified with the experiment.

Pulse Dual Slope Modulation for VLC

  • Oh, Minseok
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.8 no.4
    • /
    • pp.1276-1291
    • /
    • 2014
  • In the field of visible light communication (VLC), light-emitting diodes (LEDs) are used for transmitting data via visible light. In this study, we analyze pulse dual slope modulation (PDSM) as a means of delivering information in VLC. PDSM involves the modulation of symmetrical slope pulses to encode binary 0s and 1s, and owing to the moderately increasing and decreasing pulse shapes that are created, this method enables more spectral efficiency than the variable pulse position modulation (VPPM) technique currently adopted in IEEE 802.15.7. In particular, PDSM allows for the avoidance of intra-frame flicker by providing idle pulses in a spectrum-efficient way. A simple detection scheme is proposed for PDSMsignals, and its bit error rate (BER) is analyzed mathematically at varying slopes to validate the process through simulation. The BER performance of PDSM detection using dual sampling is compared to the performances of PDSM and VPPM using correlation detection. It is found that, when the probability of idle pulse transmission is less than 0.08 and higher than 0, the BER of dual sampling PDSM is lower than that of PDSM using correlation detection over the entire light intensity range.

Dual Gate L-Shaped Field-Effect-Transistor for Steep Subthreshold Slope

  • Najam, Faraz;Yu, Yun Seop
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2018.05a
    • /
    • pp.171-172
    • /
    • 2018
  • Dual gate L-shaped tunnel field-effect-transistor (DG-LTFET) is presented in this study. DG-LTFET achieves near vertical subthreshold slope (SS) and its ON current is also found to be higher then both conventional TFET and LTFET. This device could serve as a potential replacement for conventional complimentary metal-oxide-semiconductor (CMOS) technology.

  • PDF

Comparison of Numerical and Experimental Stability of Dual Subsea Pipeline in Trench (트렌치내에서 복합 해저 관로 안정성의 수치해석과 실험해석 비교)

  • Chul H. Jo;Young S. Shin;Sung G. Hong;Kyoung H. Min;Chung, Kwang-Sic
    • Proceedings of the Korea Committee for Ocean Resources and Engineering Conference
    • /
    • 2001.05a
    • /
    • pp.254-259
    • /
    • 2001
  • There are advantages in the installation of dual subsea pipelines over two separate single lines. In many case it can reduce the cost for trench, back-filling and installation. However the installation of dual pipelines often requires technical challenges. Dual Pipelines should be placed to be stable to external loading not only during the installation but also in the design life. Dual pipelines in trench can reduce the influence of external forces. To investigate applied forces as slope changes, number of experiments are conducted with PIV (Particle Image Velocimetry) in a circulating water channel. Numerical approaches are also made to compare with experimental results. The velocity fields around dual pipelines in trench are investigated and analysed. Comparison of both results show similar pattern of flow around dual pipelines. it is proved that the trench slope affects the pipeline stability significantly. The results can be applied in the stability design of dual pipelines in trench section. The complex flow patterns can be referenced effectively linked in the understanding of fluid around circular bodies in trench.

  • PDF

A Resistance Deviation-To-Time Interval Converter Based On Dual-Slope Integration

  • Shang, Zhi-Heng;Chung, Won-Sup;Son, Sang-Hee
    • Journal of IKEEE
    • /
    • v.19 no.4
    • /
    • pp.479-485
    • /
    • 2015
  • A resistance deviation-to-time interval converter based on dual-slope integration using second generation current conveyors (CCIIs) is designed for connecting resistive bridge sensors with a digital system. It consists of a differential integrator using CCIIs, a voltage comparator, and a digital control logic for controlling four analog switches. Experimental results exhibit that a conversion sensitivity amounts to $15.56{\mu}s/{\Omega}$ over the resistance deviation range of $0-200{\Omega}$ and its linearity error is less than ${\pm}0.02%$. Its temperature stability is less than $220ppm/^{\circ}C$ in the temperature range of $-25-85^{\circ}C$. Power dissipation of the converter is 60.2 mW.

Numerical and Experimental Studies of Dual Subsea Pipelines in Trench

  • Jo, Chul H.;Shin, Young S.;Min, Kyoung H.
    • Journal of Ship and Ocean Technology
    • /
    • v.6 no.2
    • /
    • pp.12-22
    • /
    • 2002
  • Offshore pipelines play an important role in the transportation of gas, oil, water and oil products. It is common to have a group of pipelines in the oil and gas field. To reduce the installation cost and time, dual pipelines are designed. There are great advantages in the installation of dual pipelines over two separate single lines. It can greatly reduce the cost for trench, back-filling and installation. However the installation of dual pipelines often requires technical challenges. Pipelines should be placed to be stable against external loadings during installation and design life period. Dual pipelines in trench can reduce the influence of external forces. To investigate the flow patterns and forces as trench depth and slope changes, number of experiments are conducted with PIV(Particle Image Velocimetry) equipment in a Circulating Water Channel. Numerical approaches to simulate experimental conditions are also made to compare with experimental results. The velocity fields around dual pipelines in trench are investigated and analysed. Comparison of both results show similar patterns of flow around pipelines. It is proved that the trench depth contributes significantly on hydrodynamic stability. The trench slope also affects the pipeline stability. The results can be applied in the stability design of dual pipelines in trench section. The complex flow patterns can be effectively linked in the understanding of fluid motions around multi-circular bodies in trench.