• Title/Summary/Keyword: discrete cosine transform(DCT)

Search Result 346, Processing Time 0.02 seconds

Resampling Methods on Frequency Domains for Time Series (시계열분석을 위한 주파수 공간상에서의 재표집 기법)

  • Yeo In-Kwon;Yoon Wha-Hyung;Cho Sin-Sup
    • The Korean Journal of Applied Statistics
    • /
    • v.19 no.1
    • /
    • pp.121-134
    • /
    • 2006
  • This paper presents the resampling method for time series data in the frequency domain obtained by using discrete cosine transforms(DCT) The advantage of the proposed method is to generate bootstrap samples in time domain comparing with existing bootstrapping method. When time series are stationary, statistical properties of DCT coefficients are investigated and provide the verification of the proposed procedure.

Auto-Covariance Analysis for Depth Map Coding

  • Liu, Lei;Zhao, Yao;Lin, Chunyu;Bai, Huihui
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.8 no.9
    • /
    • pp.3146-3158
    • /
    • 2014
  • Efficient depth map coding is very crucial to the multi-view plus depth (MVD) format of 3-D video representation, as the quality of the synthesized virtual views highly depends on the accuracy of the depth map. Depth map contains smooth area within an object but distinct boundary, and these boundary areas affect the visual quality of synthesized views significantly. In this paper, we characterize the depth map by an auto-covariance analysis to show the locally anisotropic features of depth map. According to the characterization analysis, we propose an efficient depth map coding scheme, in which the directional discrete cosine transforms (DDCT) is adopted to substitute the conventional 2-D DCT to preserve the boundary information and thereby increase the quality of synthesized view. Experimental results show that the proposed scheme achieves better performance than that of conventional DCT with respect to the bitrate savings and rendering quality.

Improvement of image processing speed of the 2D Fast Complex Hadamard Transform

  • Fujita, Yasuhito;Tanaka, Ken-Ichi
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 2009.01a
    • /
    • pp.498-503
    • /
    • 2009
  • As for Hadamard Transform, because the calculation time of this transform is slower than Discrete Cosine Transform (DCT) and Fast Fourier Transform (FFT), the effectiveness and the practicality are insufficient. Then, the computational complexity can be decreased by using the butterfly operation as well as FFT. We composed calculation time of FFT with that of Fast Complex Hadamard Transform by constructing the algorithm of Fast Complex Hadamard Transform. They are indirect conversions using program of complex number calculation, and immediate calculations. We compared calculation time of them with that of FFT. As a result, the reducing the calculation time of the Complex Hadamard Transform is achieved. As for the computational complexity and calculation time, the result that quadrinomial Fast Complex Hadamard Transform that don't use program of complex number calculation decrease more than FFT was obtained.

  • PDF

A New Algorithm for Extracting Fetal ECG from Multi-Channel ECG using Singular Value Decomposition in a Discrete Cosine Transform Domain (산모의 다채널 심전도 신호로부터 이산여현변환영역에서 특이값 분해를 이용한 태아 심전도 분리 알고리듬)

  • Song In-Ho;Lee Sang-Min;Kim In-Young;Lee Doo-Soo;Kim Sun I.
    • Journal of Biomedical Engineering Research
    • /
    • v.25 no.6
    • /
    • pp.589-598
    • /
    • 2004
  • We propose a new algorithm to extract the fetal electrocardiogram (FECG) from a multi-channel electrocardiogram (ECG) recorded at the chest and abdomen of a pregnant woman. To extract the FECG from the composite abdominal ECG, the classical time-domain method based on singular value decomposition (SVD) has been generally used. However, this method has some disadvantages, such as its high degree of computational complexity and the necessary assumption that vectors between the FECG and the maternal electrocardiogram (MECG) should be orthogonal. The proposed algorithm, which uses SVD in a discrete cosine transform (DCT) domain, compensates for these disadvantages. To perform SVD with lower computational complexity, DCT coefficients corresponding to high-frequency components were eliminated on the basis of the properties of the DCT coefficients and the frequency characteristics of the FECG. Moreover, to extract the pure FECG with little influence of the direction of the vectors between the FECG and MECG, three new channels were made out of the MECG suppressed in the composite abdominal ECG, and the new channels were appended to the original multi-channel ECG. The performance of the proposed algorithm and the classical time-domain method based on SVD were compared using simulated and real data. It was experimentally verified that the proposed algorithm can extract the pure FECG with reduced computational complexity.

Design and Implementation of Low-Power DCT Architecture by Minimizing Switching Activity (스위칭 엑티비티를 최소화한 저전력 DCT 아키텍쳐 구현)

  • Kim San;Park Jong-Su;Lee Yong-Joo;Lee Yong-Surk
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.31 no.6C
    • /
    • pp.603-613
    • /
    • 2006
  • Low-power design is one of the most important challenges encountered in maximizing battery life in portable devices as well as saving energy during system operation. In this paper we propose a low-power DCT (Discrete Cosine Transform) architecture using a modified Computation Sharing Multiplication (CSHM). The overall rate of Power consumption is reduced during DCT: the proposed architecture does not perform arithmetic operations on unnecessary bits during the Computation Sharing Multiplication calculations. Experimental results show that it is possible to reduce power dissipation up to about $7\sim8%$ without compromising the final DCT results. The proposed low-power DCT architecture can be applied to consumer electronics as well as portable multimedia systems requiring high throughput and low-power.

Still Image Watermarking in the DCT Domain Using the Human Visual System (DCT 영역에서의 인간의 시각적 특성을 이용한 정지 영상 워터마킹 방법)

  • Kwon O-Hyung;Park Rae-Hong
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.30 no.12C
    • /
    • pp.1214-1221
    • /
    • 2005
  • In this paper, we propose a digital watermarking method for still images, in which the human visual system (HVS) is used in the discrete cosine transform (DCT) domain. The modulation transfer function (MTF) of the HVS model is employed to increase the invisibility of the inserted watermark in images. The proposed watermarking method is shown to be robust to several common image processing techniques, including lowpass filtering and cropping. Also, using the energy relationship of the DCT, we derive the equation that directly computes the watermark weighting factor in the DCT domain for the specified peak signal to noise ratio (PSNR) of the still image and the length of watermark to be inserted. The difference between desired PSNR and PSNR in spatial domain is within 0.07dB for the 7 test images.

An efficient VLSI Implementation of the 2-D DCT with the Algorithm Decomposition (알고리즘 분해를 이용한 2-D DCT)

  • Jeong, Jae-Gil
    • The Journal of Natural Sciences
    • /
    • v.7
    • /
    • pp.27-35
    • /
    • 1995
  • This paper introduces a VLSI (Very Large Scale Integrated Circuit) implementation of the 2-D Discrete Cosine Transform (DCT) with an application to image and video coding. This implementation, which is based upon a state space model, uses both algorithm and data partitioning to achieve high efficiency. With this implementation, the amount of data transfers between the processing elements (PEs) are reduced and all the data transfers are limitted to be local. This system accepts the input as a progressively scanned data stream which reduces the hardware required for the input data control module. With proper ordering of computations, a matrix transposition between two matrix by matrix multiplications, which is required in many 2-D DCT systems based upon a row-column decomposition, can be also removed. The new implementation scheme makes it feasible to implement a single 2-D DCT VLSI chip which can be easily expanded for a larger 2-D DCT by cascading these chips.

  • PDF

Postprocessing Algorithm for Reduction of Blocking Artifact in Still Images (정지영상의 Blocking Artifact를 제거하기 위한 후처리 알고리즘)

  • 장동식;유헌우;손용준;채경호
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.8 no.6
    • /
    • pp.462-467
    • /
    • 2002
  • A new approach for reducing the blocking artifact is proposed in this paper. This method can be applied to conventional transform coding, without introducing additional information or significant blurring. Main drawbacks of the Discrete Cosine Transform(DCT) are visible block boundaries due to coarse quantization of the coefficients. Therefore, restoration techniques result in unnecessary blurring of the image. The proposed deblocking algorithm is based on the heuristic approach for edge detection. All edges of the standard still images are categorized, and the best edges are selected. Several images are used fer experiments, and several other previous algorithms are compared with the proposed approach. The results show that the proposed algorithm works better than those of other previous researches. This algorithm can be used for JPEG, MPEG, and H.261 standard images.

Improved CRT-based Image Watermarking in DCT Domain for Copyright Protection (저작권 보호를 위한 DCT 영역에서의 향상된 CRT 기반 영상 워터마킹)

  • Bae, Sung-Ho
    • Journal of Korea Multimedia Society
    • /
    • v.16 no.10
    • /
    • pp.1163-1170
    • /
    • 2013
  • Digital watermarking techniques have been used as one of the means for copyright protection and authentication of multimedia data. Conventional Chinese Remainder Theorem(CRT)-based spatial domain watermarking techniques do not perform well under JPEG compression. However, it is seen that the CRT-based watermarking technique in Discrete Cosine Transform(DCT) domain performs well for JPEG compression. In this paper, an improved CRT-based image watermarking method in the DCT domain is proposed. The proposed method provides better robustness which decreases changes of absolute difference of residues against rounding errors due to DCT conversion and various attacks. Experimental results show that the proposed method has a good robustness against various attacks compared with the conventional CRT-based watermarking in DCT domain.

Two-dimensional DCT arcitecture for imprecise computation model (중간 결과값 연산 모델을 위한 2차원 DCT 구조)

  • 임강빈;정진군;신준호;최경희;정기현
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.34C no.9
    • /
    • pp.22-32
    • /
    • 1997
  • This paper proposes an imprecise compuitation model for DCT considering QOS of images and a two dimensional DCT architecture for imprecise computations. In case that many processes are scheduling in a hard real time system, the system resources are shared among them. Thus all processes can not be allocated enough system resources (such as processing power and communication bandwidth). The imprecise computtion model can be used to provide scheduling flexibility and various QOS(quality of service)levels, to enhance fault tolerance, and to ensure service continuity in rela time systems. The DCT(discrete cosine transform) is known as one of popular image data compression techniques and adopted in JPEG and MPEG algorithms since the DCT can remove the spatial redundancy of 2-D image data efficiently. Even though many commercial data compression VLSI chips include the DCST hardware, the DCT computation is still a very time-consuming process and a lot of hardware resources are required for the DCT implementation. In this paper the DCT procedure is re-analyzed to fit to imprecise computation model. The test image is simulated on teh base of this model, and the computation time and the quality of restored image are studied. The row-column algorithm is used ot fit the proposed imprecise computation DCT which supports pipeline operatiions by pixel unit, various QOS levels and low speed stroage devices. The architecture has reduced I/O bandwidth which could make its implementation feasible in VLSI. The architecture is proved using a VHDL simulator in architecture level.

  • PDF