• Progress in Superconductivity and Cryogenics
• /
• v.8 no.1
• /
• pp.26-28
• /
• 2006

The development technique of digital logic using CMOS device is close reached several limitations These make technical needs that are ultra high speed superconductive systems based on CMOS silicon digital computing technique. Comparing digital logic based on silicon CMOS, the computing technique based on ultra high speed superconductive systems has many advantages which are ultra low power consumption, ultra high operation speed. etc. It is estimated that features like these increasingly improve the possibility of ultra low power and ultra superconductive systems. In this paper digital logics of current CMOS technique and RSFQ superconductive technique are compared with and analyzed.

• Journal of information and communication convergence engineering
• /
• v.9 no.3
• /
• pp.276-281
• /
• 2011

This paper presents a method of constructing the switching function using edge-valued decision diagrams. The proposed method is as following. The edge-valued decision diagram is a new data structure type of decision diagram which is recently used in constructing the digital logic systems based on the graph theory. Next, we apply edge-valued decision diagram to function minimization of digital logic systems. The proposed method has the visible, schematic and regular properties.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2006.05a
• /
• pp.721-724
• /
• 2006

This paper presents a method of the constructing the digital logic switching functions and realizing the circuit design using partition techniques. First of all, we introduce the necessity, background and concepts of the partition design techniques for the digital logic systems. Next, we discuss the definitions that are used in this paper. For the purpose of the circuit design for the digital logic switching functions, we discuss the extraction of the partition functions. Also we describe the construction method of the building block, that is called the building block, based on each partition functions. And we apply the proposed method to the example, and we compare the results with the results of the earlier methods. In result, we describe the control functions, it means that we obtain the effective cost in the digital logic design for any other earlier methods.

• Journal of Institute of Control, Robotics and Systems
• /
• v.13 no.8
• /
• pp.798-803
• /
• 2007

In case of minimized digital camera and mobile digital camera, it's difficult to get the high quality image by conventional AE(Auto Exposure) algorithm because of restriction of system organization. In this paper, a new algorithm that adopts a target setting, a compensation of feedback delay and a gamma correction, etc, are suggested for improving a noise increase and an output sensitivity decrease due to system minimization. We also suggest a method using fuzzy logic which can decide more effectively the ES(Electric Shutter) value and the AGC(Analog Gain Control) value than conventional system.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.10 no.10
• /
• pp.1773-1778
• /
• 2006

This paper propose the method of constructing the Digital Logic Systems based on the Improved Automatic Theorem Proving Techniques(IATP) over Finite Fields. The proposed method is as following. First, we discuss the background and the important mathematical properties for Finite Fields. Also, we discuss the concepts of the Automatic Theorem Proving Techniques(ATP) including the syntactic method and semantic method, and discuss the basic properties for the Alf. In this step, we define several definitions of the IAIP, Table Pseudo Function Tab and Equal. Next, we propose the T-gate as Building Block(BB) and describe the mathematical representation for the notation of T-gate. Then we discuss the important properties for the T-gate. Also, we propose the several relationships that are Identity relationship, Constant relationship, Tautology relationship and Mod R cyclic relationship. Then we propose Mod R negation gate and the manipulation of the don't care conditions. Finally, we propose the algorithm for the constructing the method of the digital logic systems over finite fields. The proposed method is more efficiency and regularity than my other earlier methods. Thet we prospect the future research and prospects.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2019.05a
• /
• pp.398-399
• /
• 2019

This paper presents a method of the circuit design of the multiple-valued digital logic switching functions based on the modular techniques. Fisr of all, we introduce the necessity, background and concepts of the modular design techniques for the digital logic systems. Next, we discuss the definitions that are used in this paper. For the purpose of the circuit design for the multiple-valued digital logic switching functions, we discuss the extraction of the partition functions. Also we describe the construction method of the building block, that is called the modules, based on each partition functions. And we apply the proposed method to the example, we compare the results with the results of the earlier methods. In result, we decrease the control functions, it means that we obtain the effective cost in the digital logic design for any other earlier methods. In the future research, we require the universal module that traet more partition functions and more compact module.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2015.10a
• /
• pp.766-767
• /
• 2015

This paper propose the method of constructing the switching function based on the IATPT. The proposed method have advantage which is the efficiency, regularity and extensibility and so on compare with earlier methods. We expect the proposed the method be able to contribute the constructing the any digital logic systems.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2018.05a
• /
• pp.470-471
• /
• 2018

This paper presents a design method for combinational digital logic systems using time domain based multiplexing and common multi-terminal extension decision diagrams. The proposed method can reduce the 1)hardware, 2)logic levels and 3)pins. In the logic system design, we use two types of decision diagrams(DDs), that is the common binary decision diagrams and CMTEDDs. Also, we propose an algorithms to derive common multiple-terminal binary decision diagrams from CBDDs, and CMTEDDs from CMTBDDs. The CMTEDDs over CBDDs is more compactness in terms of number of non-terminal nodes, where the nodes for output selection variables are not included in the non-terminal nodes. In the logic design, each non-terminal nodes of an CBDDs and an CMTEDDs is realized by a multiplexer(MUX). In addition, we compare the proposed TDBM realization with the conventional one.

• Journal of Engineering Education Research
• /
• v.4 no.2
• /
• pp.35-44
• /
• 2001

Recently, according to the appearance of various virtual websites using multimedia technologies for engineering education, the internet applications in engineering education have drawn much interests. But unidirectional communication, simple text/image-based webpages and tedious learning process without motivation etc. have made the lowering of educational efficiency in cyberspace. Thus, to cope with these difficulties this paper presents a web-based educational Java applets for understanding the principles or conceptions of digital logic systems. The proposed Java applets provides the improved learning methods which can enhance the interests of learners. The results of this paper can be widely used to improve the efficiency of cyberlectures in the cyber university. Several sample Java applets are illustrated to show the validity of the proposed learning method.

• 제어로봇시스템학회:학술대회논문집
• /
• 2001.10a
• /
• pp.104.1-104
• /
• 2001

This paper presents a technique to development load control and management system in order to limits a maximum load demand and saves electric energy consumption. The computer programming proper load forecasting algorithm associated with programmable logic control and digital power meter through inform of multidrop network RS 485 over the twisted pair, over all are contained in this system. The digital power meter can measure a load data such as V, I, pf, P, Q, kWh, kVarh, etc., to be collected in statistics data convey to data base system on microcomputer and then analyzed a moving linear regression of load to forecast load demand Eventually, the result by forecasting are used for compost of load management and shedding for demand monitoring, Cycling on/off load control, Timer control, and Direct control. In this case can effectively reduce the electric energy consumption cost for 10% ...