• Title/Summary/Keyword: digital down converter

Search Result 83, Processing Time 0.035 seconds

Load and Capacitor Stacking Topologies for DC-DC Step Down Conversion

  • Mace, Jules;Noh, Gwangyol;Jeon, Yongjin;Ha, Jung-Ik
    • Journal of Power Electronics
    • /
    • v.19 no.6
    • /
    • pp.1449-1457
    • /
    • 2019
  • This paper presents two voltage domain stacking topologies for powering integrated digital loads such as multiprocessors or 3D integrated circuits. Pairs of loads and capacitors are connected in series to form a stack of voltage domains. The voltage is balanced by switching the position of the capacitors in one case and the position of the loads in the other case. This method makes the voltage regulation robust to large differential load power consumption. The first configuration can be named the load stacking topology. The second configuration can be named the capacitor stacking topology. This paper aims at proposing and comparing these two topologies. Models of both topologies and a switching scheme are presented. The behavior, control scheme, losses and overall performance are analyzed and compared theoretically in simulation and experiments. Experimental results show that the capacitor stacking topology has better performance with a 30% voltage ripple reduction.

RF Band-Pass Sampling Frontend for Multiband Access CR/SDR Receiver

  • Kim, Hyung-Jung;Kim, Jin-Up;Kim, Jae-Hyung;Wang, Hongmei;Lee, In-Sung
    • ETRI Journal
    • /
    • v.32 no.2
    • /
    • pp.214-221
    • /
    • 2010
  • Radio frequency (RF) subsampling can be used by radio receivers to directly down-convert and digitize RF signals. A goal of a cognitive radio/software defined ratio (CR/SDR) receiver design is to place the analog-to-digital converter (ADC) as near the antenna as possible. Based on this, a band-pass sampling (BPS) frontend for CR/SDR is proposed and verified. We present a receiver architecture based second-order BPS and signal processing techniques for a digital RF frontend. This paper is focused on the benefits of the second-order BPS architecture in spectrum sensing over a wide frequency band range and in multiband receiving without modification of the RF hardware. Methods to manipulate the spectra are described, and reconstruction filter designs are provided. On the basis of this concept, second-order BPS frontends for CR/SDR systems are designed and verified using a hardware platform.

A low-noise transceiver design for 10GHz band motion sensor (인체감지 센서용 저 잡음 10GHz대역 송수신기 설계)

  • Chae, Gyoo-Soo
    • Journal of Digital Convergence
    • /
    • v.10 no.10
    • /
    • pp.313-318
    • /
    • 2012
  • In this study, we propose a low-noise transceiver for 10GHz motion sensor. The transceiver presented here has a circuit(Hittite HMC908LC5) that is composed of a two way-$0^{\circ}$ power splitter(the 1:2 block) and a $90^{\circ}$ Hybrid. The noise reduction circuit utilizes an LNA followed by an image reject mixer which is driven by an LO buffer amplifier. A modeling and analysis have been pursued using CST MWS. A prototype sensor was manufactured to measure the performance and experimental results show that the proposed sensor is good enough to use for a accurate motion sensor.

Performance Comparison of Channelization Schemes for Flexible Satellite Transponder with Digital Filter Banks (디지털 필터뱅크 기반 플렉서블 위성중계기를 위한 채널화 기법의 성능비교 연구)

  • Lee, Dong-Hun;Kim, Ki-Seon
    • Journal of the Korea Institute of Military Science and Technology
    • /
    • v.13 no.3
    • /
    • pp.405-412
    • /
    • 2010
  • The purpose of this paper is to compare complexity and to assess flexibility of competing transponder architectures for satellite communication services. For performance comparison, we consider three channelization techniques: digital down converter(DDC) based on the use of the cascaded integrator-comb(CIC) filter, tuneable pipeline frequency transform(T-PFT) based on the tree-structure(TS) and variable oversampled complex-modulated filter banks(OCM-FB) based on the polyphase FFT(P-FFT). The comparison begins by presenting a basic architecture of each channelization method and includes analytical expressions of the number of multiplications as a computational complexity perspective. The analytical results show that DDC with CIC filter requires the heavy computational burden and the perfect flexibility. T-PFT based on the TS provides the almost perfect flexibility with the low complexity over DDC with the CIC filter for a large number of sub-channels. OCM-FB based on the P-FFT shows the high flexibility and the best computational complexity performance compared with other approaches.

Improving the Accuracy of the Tapped Delay Time-to-Digital Converter Using Field Programmable Gate Array (Field-Programmable Gate Array를 사용한 탭 딜레이 방식 시간-디지털 변환기의 정밀도 향상에 관한 연구)

  • Jung, Do-Hwan;Lim, Hansang
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.51 no.9
    • /
    • pp.182-189
    • /
    • 2014
  • A tapped delay line time-to-digital converter (TDC) can be easily implemented using internal carry chains in a field-programmable gate array, and hence, its use is widespread. However, the tapped delay line TDC suffers from performance degradation because of differences in the delay times of dedicated carry chains. In this paper, a dual edge measurement method is proposed instead of a typical step signal to the delay cell to compensate for the performance degradation caused by wide-delay cells in carry chains. By applying a pulse of a fixed width as an input to the carry chains and using the time information between the up and down edges of the signal pulse, the timing accuracy can be increased. Two dedicated carry chain sites are required for the dual edge measurements. By adopting the proposed dual edge measurement method, the average delay widths of the two carry chains were improved by more than 35%, from 17.3 ps and 16.7 ps to 11.2 ps and 10.1 ps, respectively. In addition, the maximum delay times were improved from 41.4 ps and 42.1 ps to 20.1 ps and 20.8 ps, respectively.

Implementation of Wideband Low Noise Down-Converter for Ku-Band Digital Satellite Broadcasting (Ku-대역 광대역 디지탈 위성방송용 저 잡음하향변환기 개발)

  • Hong, Do-Hyeong;Lee, Kyung Bo;Rhee, Young-Chul
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.27 no.2
    • /
    • pp.115-122
    • /
    • 2016
  • In this paper, wideband Ku-band downconverter was designed to receiver digital satellite broadcasting. The low-nose downconverter was designed to form four local oscillator frequencies(9.75, 10, 10.75 and 11.3 GHz) representing a low phase noise due to VCO-PLL with respect to input signals of 10.7 to 12.75 GHz and 3-stage low noise amplifier circuit by broadband noise matching, and to select intermediate frequency bands by digital control. The developed low-noise downconverter exhibited the full conversion gain of 64 dB, and the noise figure of low-noise amplifier was 0.7 dB, the P1dB of output signal 15 dBm, and the phase noise -85 dBc@10kHz at the band 1 carrier frequency of 9.75 GHz. The low noise block downconverter(LNB) for wideband digital satellite broadcasting designed in this paper can be used for global satellite broadcasting LNB.

A study on the digital carrier recovery loop with adaptive loop bandwidth (적응 루프 대역폭을 가진 디지털 반송파 동기 루프에 관한 연구)

  • 한동석
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.22 no.8
    • /
    • pp.1774-1781
    • /
    • 1997
  • In this paper, we propose a full digital frequency and phase locked loop for CATV and HDTV receivers adopting VSB modulation. The CATV and HDTV receivers proposed by the Grand-Alliance in USA are ultilizing analog signal processing technology for carrier recovery. By the way, it is not a good architecture for the development of single chip ASIC operating in digital domain. To solve this problem while improving the performance, we first down convert the received r.f. signal to a near baseband signal for a low-rate AD converter and then we use digital signal processing techniques. The proposed system has the frequency pull-in range of -200 KHz +2.50 KHz. Moreover, it has the ability of adaptive loop bandwidth control according to the amount of frequency offset to improve the acquisition time while reducing the phase noise.

  • PDF

0.11-2.5 GHz All-digital DLL for Mobile Memory Interface with Phase Sampling Window Adaptation to Reduce Jitter Accumulation

  • Chae, Joo-Hyung;Kim, Mino;Hong, Gi-Moon;Park, Jihwan;Ko, Hyeongjun;Shin, Woo-Yeol;Chi, Hankyu;Jeong, Deog-Kyoon;Kim, Suhwan
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.17 no.3
    • /
    • pp.411-424
    • /
    • 2017
  • An all-digital delay-locked loop (DLL) for a mobile memory interface, which runs at 0.11-2.5 GHz with a phase-shift capability of $180^{\circ}$, has two internal DLLs: a global DLL which uses a time-to-digital converter to assist fast locking, and shuts down after locking to save power; and a local DLL which uses a phase detector with an adaptive phase sampling window (WPD) to reduce jitter accumulation. The WPD in the local DLL adjusts the width of its sampling window adaptively to control the loop bandwidth, thus reducing jitter induced by UP/DN dithering, input clock jitter, and supply/ground noise. Implemented in a 65 nm CMOS process, the DLL operates over 0.11-2.5 GHz. It locks within 6 clock cycles at 0.11 GHz, and within 17 clock cycles at 2.5 GHz. At 2.5 GHz, the integrated jitter is $954fs_{rms}$, and the long-term jitter is $2.33ps_{rms}/23.10ps_{pp}$. The ratio of the RMS jitter at the output to that at the input is about 1.17 at 2.5 GHz, when the sampling window of the WPD is being adjusted adaptively. The DLL consumes 1.77 mW/GHz and occupies $0.075mm^2$.

Secondary Indirect Constant Voltage Control Technique for Hybrid Solid State Transformer using Primary Side Information (하이브리드 반도체 변압기의 1차측 정보를 이용한 2차측 간접 정전압 제어 기법)

  • Lee, Taeyeong;Yun, Chun-Gi;Cho, Younghoon
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.25 no.5
    • /
    • pp.420-423
    • /
    • 2020
  • This study proposes an indirect constant voltage control algorithm for hybrid solid-state transformers (HSSTs) by using primary side information. Considering the structure of HSSTs, measuring voltage and current information on the primary side of a transformer is necessary to control the converter and inverter of the power converter. The secondary side output voltage is measured to apply the conventional secondary side constant voltage control algorithm, and thus, the digital control board requires the same rated insulation voltage as that of the transformer. To solve this problem, the secondary voltage of the transformer obtained from the tap voltage is used. Moreover, output voltage decreases as load increases because the proposed indirect constant voltage control scheme does not consider the cable impedance between the secondary output terminal and the load. This study also proposes a technique for compensating the secondary output voltage by using the primary current of the transformer and the resistance value of the cable. An experiment is conducted using a scale-down HSST prototype consisting of a 660 V/220 V tap transformer. The problem of the proposed indirect constant voltage control strategy and the improvement effect due to the application of the compensation method are compared using the derived experimental results.

Design of the Optimal Phase for the Interpolant Filter in the Second-order Bandpass Sampling System (2차 BPS 시스템의 interpolant 필터에 대한 최적 위상 설계)

  • Baek, Jein
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.3
    • /
    • pp.132-139
    • /
    • 2016
  • In the bandpass sampling(BPS), the sampling frequency for the analog-to-digital converter is lower than that of the signal to be sampled. Since the BPS operation results in the signal spectrum to be copied on the baseband, it is possible for the frequency down-converter to be conveniently omitted. The second-order BPS system is introduced in order to cancel the aliased interference components from the BPS output that may be generated by the BPS processing. In this paper, we introduce a design method for the optimal phase of the interpolant filter in the second-order BPS system which enables to maximally cancel the aliased components. Being mathematically derived, this method can always be applied independently to the spectral characteristics of the BPS input signal. The performance improvements by the suggested method has been measured statistically with various power spectra of the received signal, and it has been shown that the maximal amount of the improvements reaches up to 5~20 [dB] in comparison with the previous suboptimal algorithm.