JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

0.11-2.5 GHz All-digital DLL for Mobile Memory Interface with Phase Sampling Window Adaptation to Reduce Jitter Accumulation

  • Chae, Joo-Hyung (Department of Electrical and Computer Engineering, Seoul National University) ;
  • Kim, Mino (Department of Electrical and Computer Engineering, Seoul National University) ;
  • Hong, Gi-Moon (SK hynix) ;
  • Park, Jihwan (Department of Electrical and Computer Engineering, Seoul National University) ;
  • Ko, Hyeongjun (SK hynix) ;
  • Shin, Woo-Yeol (Department of Electrical and Computer Engineering, Seoul National University) ;
  • Chi, Hankyu (SK hynix) ;
  • Jeong, Deog-Kyoon (Department of Electrical and Computer Engineering, Seoul National University) ;
  • Kim, Suhwan (Department of Electrical and Computer Engineering, Seoul National University)
  • Received : 2016.10.06
  • Accepted : 2017.04.27
  • Published : 2017.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

An all-digital delay-locked loop (DLL) for a mobile memory interface, which runs at 0.11-2.5 GHz with a phase-shift capability of $180^{\circ}$, has two internal DLLs: a global DLL which uses a time-to-digital converter to assist fast locking, and shuts down after locking to save power; and a local DLL which uses a phase detector with an adaptive phase sampling window (WPD) to reduce jitter accumulation. The WPD in the local DLL adjusts the width of its sampling window adaptively to control the loop bandwidth, thus reducing jitter induced by UP/DN dithering, input clock jitter, and supply/ground noise. Implemented in a 65 nm CMOS process, the DLL operates over 0.11-2.5 GHz. It locks within 6 clock cycles at 0.11 GHz, and within 17 clock cycles at 2.5 GHz. At 2.5 GHz, the integrated jitter is $954fs_{rms}$, and the long-term jitter is $2.33ps_{rms}/23.10ps_{pp}$. The ratio of the RMS jitter at the output to that at the input is about 1.17 at 2.5 GHz, when the sampling window of the WPD is being adjusted adaptively. The DLL consumes 1.77 mW/GHz and occupies $0.075mm^2$.

Keywords

References

  1. B. Leibowitz et al., "A 4.3GB/s mobile memory interface with power-efficient bandwidth scaling," IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 889-898, Apr. 2010. https://doi.org/10.1109/JSSC.2010.2040230
  2. K. Song et al., "A 1.1V 2y-nm 4.35Gb/s/pin 8Gb LPDDR4 mobile device with bandwidth improvement techniques," IEEE J. Solid-State Circuits, vol. 50, no. 8, pp. 1945-1959, Aug. 2015. https://doi.org/10.1109/JSSC.2015.2429588
  3. B.-G. Kim, L.-S. Kim, K.-I. Park, Y.-H. Jun, and S.-I. Cho, "A DLL with jitter reduction techniques and quadrature phase generation for DRAM interface," IEEE J. of Solid-State Circuits, vol. 44, pp. 1522-1530, May 2009. https://doi.org/10.1109/JSSC.2009.2016993
  4. M. Hossain et al., "A fast-lock, jitter-filtering all-digital DLL based burst-mode memory interface," IEEE J. Solid-State Circuits, vol. 49, no. 4, pp. 1048-1062, Apr. 2014. https://doi.org/10.1109/JSSC.2013.2297403
  5. A. Elshazly et al., "A 2GHz-to-7.5GHz quadrature clock-generator using digital delay locked loops for multi-standard I/Os in 14nm CMOS," in IEEE Symp. on VLSI Circuits, Jun. 2014, pp. 1-2.
  6. S.-Y. Kim, X. Jin, J.-H. Chun, and K.-W. Kwon, "A digital DLL with 4-cycle lock time and 1/4 NAND-delay accuracy," in IEEE Asian Solid-State Circuits Conf., Nov. 2015, pp. 261-264.
  7. J.-H. Chae et al., "A 1.74mW/GHz 0.11-2.5GHz fast-locking, jitter-reducing, $180^{\circ}$ phase-shift digital DLL with a window phase detector for LPDDR4 memory controllers," in IEEE Asian Solid-State Circuits Conf., Nov. 2015, pp. 109-112.
  8. D. Zhang et al., "A fast-locking digital DLL with a high resolution time-to-digital converter," in IEEE Custom Integrated Circuit Conf., Sept. 2013, pp. 1-4.
  9. M.-J. Kim and L.-S. Kim, "A 100MHz-to-1GHz open-loop ADDLL with fast lock-time for mobile applications," in IEEE Custom Integrated Circuit Conf., Sept. 2010, pp. 1-4.
  10. L. Wang, L. Liu, and H. Chen, "An implementation of fast-locking and wide-range 11bit reversible SAR DLL," IEEE Trans. Circuits Syst. ΙΙ, Exp. Briefs, vol. 57, no. 6, pp. 421-425, Jun. 2010. https://doi.org/10.1109/TCSII.2010.2048379
  11. C.-Y. Yao, Y.-H. Ho, Y.-Y. Chiu, and R.-J. Yang, "Designing a SAR-based all-digital delay-locked loop with constant acquisition cycles using a resettable delay line," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no, 3, pp. 567-574, Mar. 2015. https://doi.org/10.1109/TVLSI.2014.2313131
  12. D.-H. Jung, Y.-J. An, K. Ryu, J.-H. Park, and S.-O. Jung, "All-digital fast-locking delay-locked loop using a cyclic-locking loop for DRAM," IEEE Trans. Circuits Syst. ΙΙ, Exp. Briefs, vol. 62, no, 11, pp. 1023-1027, Nov. 2015. https://doi.org/10.1109/TCSII.2015.2456111
  13. M.-H. Hsieh, L.-H. Chen, S.-I. Liu, and C. C.-P. Chen, "A 6.7MHz to 1.24GHz 0.0318mm2 fast-locking all-digital DLL using phase-tracing delay unit in 90nm CMOS," IEEE J. Solid-State Circuits, vol. 51, no. 2, pp. 412-427, Feb. 2016. https://doi.org/10.1109/JSSC.2015.2494603
  14. P. Bhoraskar and Y. Chiu, "A 6.1-mW dual-loop digital DLL with 4.6-ps RMS jitter using window-based phase detector," in IEEE Asian Solid-State Circuits Conf., Nov. 2007, pp. 79-82.
  15. D.-H. Jung, K. Ryu, J.-H. Park, W. Lee, and S.-O. Jung, "All-digital $90^{\circ}$ phase-shift DLL with a jitter suppression scheme," in IEEE Custom Integrated Circuit Conf., Sept. 2013, pp. 1-4.
  16. J.-H. Lim et al., "A delay locked loop with a feedback edge combiner of duty-cycle corrector with a 20%-80% input duty cycle for SDRAMs," IEEE Trans. Circuits Syst. ΙΙ, Exp. Briefs, vol. 63, no, 2, pp. 141-145, Feb. 2016. https://doi.org/10.1109/TCSII.2015.2468911
  17. W.-J. Yun et al., "A digital DLL with hybrid DCC using 2-step duty error extraction and $180^{\circ}$ phase aligner for 2.67Gb/s/pin 16Gb 4-H stack DDR4 SDRAM with TSVs," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2015, pp. 322-324.
  18. W.-Y. Shin et al., "A 4.8Gb/s impedance-matched bidirectional multi-drop transceiver for high-capacity memory interface," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2011, pp. 494-496.
  19. R.-J. Yang and S.-U. Liu, "A 2.5GHz all-digital delay-locked loop in 0.13um CMOS technology," IEEE J. Solid-State Circuits, vol. 42, no. 11, pp. 2338-2347, Nov. 2007. https://doi.org/10.1109/JSSC.2007.906183