• Title/Summary/Keyword: capacitor motor

Search Result 215, Processing Time 0.027 seconds

Neutral-Point Voltage Ripple Reduction of High Frequency Injection Sensorless Control of IPMSM Fed by a Three-Level Inverter (3레벨 인버터로 구동되는 IPMSM의 고주파 주입 센서리스 운전에서 중성점 전압 리플 저감)

  • Cho, Dae-Hyun;Kim, Seok-Min;Lee, Kyo-Beum
    • Journal of IKEEE
    • /
    • v.24 no.3
    • /
    • pp.867-876
    • /
    • 2020
  • This paper proposes a neutral-point voltage ripple reduction of high frequency injection sensorless control of IPMSM fed by a three-level inverter. The high frequency voltage injection method has been successfully applied to sensorless control for IPMSM at low speed region. In the process of high frequency voltage injection sensorless control for IPMSM, the neutral-point voltage ripple is increased. It should be reduced because it distorts the output current and decreases a life time of DC-link capacitor. The proposed method in this paper reduces the neutral-point voltage ripple by compensating the reference voltage, and the compensation value is calculated simply with reference voltages and currents. The effectiveness of the proposed method is verified by simulation results.

A new active common mode voltage Damper to suppress high frequency leakage current of PWM Inverter (새로운 능동형 커먼 모드 전압 감쇄기를 이용한 PWM 인버터의 고주파 누설전류 억제)

  • 구정회;이상훈;박성준;김철우
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.6 no.5
    • /
    • pp.423-431
    • /
    • 2001
  • This paper proposes a new active common-mode voltage damper circuit that is capable of suppressing a common-mode voltage produced in the PWM VSI-fed induction motor drives. The new active common mode voltage damper is consists of a four-level half-bridge Inverter and a common mode transformer with a blocking capacitor. In order to reduce the common mode voltage and high frequency leakage current the active common mode damper applies to the PWM inverter system the compensated voltage of which the amplitude is the same as the common mode voltage and of which the polarity is opposite to the common mode voltage. Simulated using P-SPICE and experimental results show that common-mode voltage damper makes contributions to reducing a high frequency leakage current and common-mode voltage.

  • PDF

Investigations of Multi-Carrier Pulse Width Modulation Schemes for Diode Free Neutral Point Clamped Multilevel Inverters

  • Chokkalingam, Bharatiraja;Bhaskar, Mahajan Sagar;Padmanaban, Sanjeevikumar;Ramachandaramurthy, Vigna K.;Iqbal, Atif
    • Journal of Power Electronics
    • /
    • v.19 no.3
    • /
    • pp.702-713
    • /
    • 2019
  • Multilevel Inverters (MLIs) are widely used in medium voltage applications due to their various advantages. In addition, there are numerous types of MLIs for such applications. However, the diode-less 3-level (3L) T-type Neutral Point Clamped (NPC) MLI is the most advantageous due to its low conduction losses and high potential efficiency. The power circuit of a 3L T-type NPC is derived by the conventional two level inverter by a slight modification. In order to explore the MLI performance for various Pulse Width Modulation (PWM) schemes, this paper examines the operation of a 3L (five level line to line) T-type NPC MLI for various types of Multi-Carriers Pulse Width Modulation (MCPWM) schemes. These PWM schemes are compared in terms of their voltage profile, total harmonic distortion (THD) and conduction losses. In addition, a 3L T-type NPC MLI is also compared with the conventional NPC in terms of number of switches, clamping diodes, main diodes and capacitors. Moreover, the capacitor-balancing problem is also investigated using the Neutral Point Fluctuation (NPF) method with all of the MCPWM schemes. A 1kW 3L T-type NPC MLI is simulated in MATLAB/Simulink and implemented experimentally and its performance is tested with a 1HP induction motor. The results indicate that the 3L T-type NPC MLI has better performance than conventional NPC MLIs.

Multi-Level Inverter Circuit Analysis and Weight Reduction Analysis to Stratospheric Drones (성층권 드론에 적용할 멀티레벨 인버터 회로 분석 및 경량화 분석)

  • Kwang-Bok Hwang;Hee-Mun Park;Hyang-Sig Jun;Jung-Hwan Lee;Jin-Hyun Park
    • Journal of the Korean Society of Industry Convergence
    • /
    • v.26 no.5
    • /
    • pp.953-965
    • /
    • 2023
  • The stratospheric drones are developed to perform missions such as weather observation, communication relay, surveillance, and reconnaissance at 18km to 20km, where climate change is minimal and there is no worry about a collision with aircraft. It uses solar panels for daytime flights and energy stored in batteries for night flights, providing many advantages over existing satellites. The electrical and power systems essential for stratospheric drone flight must ensure reliability, efficiency, and lightness by selecting the optimal circuit topology. Therefore, it is necessary to analyze the circuit topology of various types of multi-level inverters with high redundancy that can ensure the reliability and efficiency of the motor driving power required for stable long-term flight of stratospheric drones. By quantifying the switch element voltage drop and the number and weight of inverter components for each topology, we evaluate efficiency and lightness and propose the most suitable circuit topology for stratospheric drones.

A 12b 200KHz 0.52mA $0.47mm^2$ Algorithmic A/D Converter for MEMS Applications (마이크로 전자 기계 시스템 응용을 위한 12비트 200KHz 0.52mA $0.47mm^2$ 알고리즈믹 A/D 변환기)

  • Kim, Young-Ju;Chae, Hee-Sung;Koo, Yong-Seo;Lim, Shin-Il;Lee, Seung-Hoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.11 s.353
    • /
    • pp.48-57
    • /
    • 2006
  • This work describes a 12b 200KHz 0.52mA $0.47mm^2$ algorithmic ADC for sensor applications such as motor controls, 3-phase power controls, and CMOS image sensors simultaneously requiring ultra-low power and small size. The proposed ADC is based on the conventional algorithmic architecture with recycling techniques to optimize sampling rate, resolution, chip area, and power consumption. The input SHA with eight input channels for high integration employs a folded-cascode architecture to achieve a required DC gain and a sufficient phase margin. A signal insensitive 3-D fully symmetrical layout with critical signal lines shielded reduces the capacitor and device mismatch of the MDAC. The improved switched bias power-reduction techniques reduce the power consumption of analog amplifiers. Current and voltage references are integrated on the chip with optional off-chip voltage references for low glitch noise. The employed down-sampling clock signal selects the sampling rate of 200KS/s or 10KS/s with a reduced power depending on applications. The prototype ADC in a 0.18um n-well 1P6M CMOS technology demonstrates the measured DNL and INL within 0.76LSB and 2.47LSB. The ADC shows a maximum SNDR and SFDR of 55dB and 70dB at all sampling frequencies up to 200KS/s, respectively. The active die area is $0.47mm^2$ and the chip consumes 0.94mW at 200KS/s and 0.63mW at 10KS/s at a 1.8V supply.