• Title/Summary/Keyword: bonding pad

Search Result 71, Processing Time 0.029 seconds

Study on the Bonding Pad Lift Failure in Wire Bonding (와이어 본딩시 본딩 패드 리프트 불량에 관한 연구)

  • 김경섭;장의구;신영의
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.11 no.12
    • /
    • pp.1079-1083
    • /
    • 1998
  • In this study, ultrasonic power of Aluminum wire bonder, bond time and bond force are investigated and valued in order to minimize failure of bonding pad lift. We also tried to control those 3 factors properly. We got the conclusion that if we turn down the ability of ultrasonic power or bond time, we can get a pad lift from a boundary between bond pad ad wire because pad metal and wire joining is unstable, but it is best condition when it ultrasonic power is 100∼130unit, bond time is 15∼20msec and bond force is 4∼6gf.

  • PDF

Developement of Resilient Sleeper for Reduction of Sound and Vibration in High Speed Railways(II) (소음$\cdot$진동 저감을 위한 고속철도용 방진침목 개발(II))

  • Um Ju-Hwan;Ko Dong-Choon;Cho Sun-Kyu;Yang Sin-Chu;Eum Ki-Young
    • Proceedings of the KSR Conference
    • /
    • 2004.10a
    • /
    • pp.824-829
    • /
    • 2004
  • In this paper, the process of development of resilient sleepers, which improves the train safety, passenger comfort and reduces the noise and vibration, is presented. To optimize the bonding method between elastic pad and PC sleeper, special pad shape like arrow is adopted and is applied in manufacturing. Bonding strength and reduction effects of vibration of the resilient sleepers are experimentally investigated. From the experiment results, it is investigated that the bonding strenth is enough to satisfaction the criteria and the vibration characteristic is also more effective for sleeper with elastic pad than that in ordinary PC form. These results indicate that the elastic pad can reduce possibility of rail-corrugations and thus resulting in the reduction of maintenance costs.

  • PDF

Wafer Level Package Using Glass Cap and Wafer with Groove-Shaped Via (유리 기판과 패인 홈 모양의 홀을 갖는 웨이퍼를 이용한 웨이퍼 레벨 패키지)

  • Lee, Joo-Ho;Park, Hae-Seok;Shin, Jea-Sik;Kwon, Jong-Oh;Shin, Kwang-Jae;Song, In-Sang;Lee, Sang-Hun
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.56 no.12
    • /
    • pp.2217-2220
    • /
    • 2007
  • In this paper, we propose a new wafer level package (WLP) for the RF MEMS applications. The Film Bulk Acoustic Resonator (FBAR) are fabricated and hermetically packaged in a new wafer level packaging process. With the use of Au-Sn eutectic bonding method, we bonded glass cap and FBAR device wafer which has groove-shaped via formed in the backside. The device wafer includes a electrical bonding pad and groove-shaped via for connecting to the external bonding pad on the device wafer backside and a peripheral pad placed around the perimeter of the device for bonding the glass wafer and device wafer. The glass cap prevents the device from being exposed and ensures excellent mechanical and environmental protection. The frequency characteristics show that the change of bandwidth and frequency shift before and after bonding is less than 0.5 MHz. Two packaged devices, Tx and Rx filters, are attached to a printed circuit board, wire bonded, and encapsulated in plastic to form the duplexer. We have designed and built a low-cost, high performance, duplexer based on the FBARs and presented the results of performance and reliability test.

Surface bonding pad design for universal wire bonding(Au ball bonding + Al wedge bonding) (Universal wire bonding(Au ball bonding + Al wedge bonding)을 위한 표층 전극 구조 설계)

  • Sung, Je-Hong;Kim, Jin-Wuan;Choi, Yun-Huek
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2008.11a
    • /
    • pp.171-171
    • /
    • 2008
  • 본 연구는 초음파 알루미늄 웨지 및 금 볼 본딩을 동시에 적용 가능한 본딩 Pad의 금속학적 안정성을 고려한 표층전극 형성 방법에 관한 것이다. 특히, 이동통신 및 전장용 모듈의 복합 및 융합화로 LTCC기판 패키징에 있어서 다양한 본딩 기술이 요구되고 있다. 전통적인 interconnection 기술인 Au ball 본딩 및 초음파 에너지를 이용한 Al wedge 본딩 기술이 동시에 사용되어야 하는 패키지 구조의 경우 본딩 패드의 표층전극 설계는 서로 상충되는 조건이 요구된다. 따라서, 본 연구에서는 LTCC기판의 표층전극의 Metal finish 방법으로 이용되는 ENEPIG(무전해 Ni/Pd/Au도금)공법으로 Au ball 본딩 및 초음파 Al wedge 본딩을 동시에 가능하게 하는 solution을 제시하여 패키징 자유도뿐만 아니라 Interconnection 신뢰성을 확보할 수 있었다.

  • PDF

Effect of CNT-Ag Composite Pad on the Contact Resistance of Flip-Chip Joints Processed with Cu/Au Bumps (CNT-Ag 복합패드가 Cu/Au 범프의 플립칩 접속저항에 미치는 영향)

  • Choi, Jung-Yeol;Oh, Tae Sung
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.22 no.3
    • /
    • pp.39-44
    • /
    • 2015
  • We investigated the effect of CNT-Ag composite pad on the contact resistance of flip-chip joints, which were formed by flip-chip bonding of Cu/Au chip bumps to Cu substrate metallization using anisotropic conductive adhesive. Lower contact resistances were obtained for the flip-chip joints which contained the CNT-Ag composite pad than the joints without the CNT-Ag composite pad. While the flip-chip joints with the CNT-Ag composite pad exhibited average contact resistances of $164m{\Omega}$, $141m{\Omega}$, and $132m{\Omega}$ at bonding pressures of 25 MPa, 50 MPa, and 100 MPa, the flip-chip joints without the CNT-Ag composite pad had an average contact resistance of $200m{\Omega}$, $150m{\Omega}$, and $140m{\Omega}$ at each bonding pressure.

p-contact resistivity influence on device-reliability characteristics of GaN-based LEDs (p-contact 저항에 따른 GaN기반 LED의 device-reliability 특성)

  • Park, Min-Jung;Kim, Jin-Chul;Kim, Sei-Min;Jang, Sun-Ho;Park, Il-Kyu;Park, Si-Hyun;Cho, Yong;Jang, Ja-Soon
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2010.06a
    • /
    • pp.159-159
    • /
    • 2010
  • We conducted bum-in test by current stress to evaluate acceleration reliability characteristics about p-resistivity influence of GaN-based light-emitting diodes. The LEDs used in this study are the polarization field-induced LED(PF-LED) having low p-resistivity and the highly resistive LED(HR-LED) having high p-resistivity. The result of high stress experiment shows that current crowding phenomenon is occurred from the center of between p-bonding pad and n-bonding pad to either electrodes. In addition, series resistance and optical power decrease dramatically. These results means that the resistance of between p-bonding pad and p-GaN affect reliability. That's why we need to consider the ohmic contact of p-bonding pad when design the high efficiency and high reliability LEDs.

  • PDF

Chip Pin Parasitic Extraction by Using TDR and NA (TDR 및 NA를 이용한 Chip Pin Parasitic 추출)

  • 이현배;박홍준
    • Proceedings of the IEEK Conference
    • /
    • 2003.07b
    • /
    • pp.899-902
    • /
    • 2003
  • Chip Pin Parasitic은 실제 Chip Pad에서부터 Bonding Wire를 통한 Package Lead Frame까지를 의미한다. 여기서, Lead Frame 및 Bonding Wire에서 Inductance 및 작은 저항이 보이고, Chip Pad에서의 Capacitance, 그리고 Pad 부터 Ground까지의 Return Path에서 발생하는 저항이 보인다. 이들을 모두 합하면 L, R, C의 Series로 나타낼 수 있다. 본 논문에서는 이런 Chip Pin Parasitic을 추출 하기 위해서 TDR(Time Domain Reflectometer)과 NA(Network Analyzer)를 사용하였는데, TDR의 경우 PCB를 제작하여 Chip을 Board위에 붙인 후 Time Domain에서 측정 하였고 NA의 경우 Pico Probe를 이용하여 Chip pin에 직접 Probing해서 Smith Chart를 통하여 Extraction 값을 추출했다. 이 경우, NA를 이용한 측정이 좀 더 정확한 Parasitic 값을 추출할 수 있으리라 예상되겠지만, 실제로 Chip이 구동하기 위해서는 Board위에 있을 때의 상황도 고려해야 하기 때문에 TDR 추출 값과 NA 추출 값을 모두 비교하였다.

  • PDF

Equivalent Circuit Model Parameter Extraction for Packaged Bipolar Transistors (패키지된 바이폴라 트랜지스터의 등가회로 모델 파라미터 추출)

  • Lee Seonghearn
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.41 no.12
    • /
    • pp.21-26
    • /
    • 2004
  • In this paper, a direct method is developed to extact RF equivalent circuit of a packaged BJT without optimization. First, parasitic components of plastic package are removed from measured S-parameters using open and short package patterns. Using package do-embedded S-parameters, a direct and simple method is proposed to extract bonding wire inductance and chip pad capacitance between package lead and chip pad. The small-signal model parameters of internal BJT are next determined by Z and Y-parameter formula derived from RF equivalent circuit. The modeled S-parameters of packaged BJT agree well with measured ones, verifying the accuracy of this new extraction method.

A Comparison of RF Properties of Bonding Pad in Flip-Chip Packaging (플립 칩 실장에 있어 본딩 패드 패턴의 고주파 특성 비교)

  • 박현식;성규제;김진성;이진구
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.10 no.2
    • /
    • pp.27-31
    • /
    • 2003
  • RF characteristics of CPW(coplanar waveguide) pattern with bonding pads used in flip-chip packaging of GaAs is studied in the frequency range of 1 GHz to 35 GHz. Simulation, fabrication and evaluation are performed for the proposed patterns. Measurement results show proposed patterns have similar properties of $S_{11}$below -31 dB and $S_{21}$ above -0.19 dB with typical CPW In addition RF properties are improved with the increase of width of ground line. This indicates CPW structure with bonding pads keeps RF characteristics of typical CPW.

  • PDF